ON-CHIP STACKED PUNCHTHROUGH DIODE DESIGN FOR 900V POWER MOSFET GATE ESD PROTECTION

被引：0

作者：

Kim, Seong Bin ^{[1
]}

Geum, Jongmin ^{[1
]}

Kyoung, Sinsu ^{[1
]}

Sung, Man Young ^{[1
]}

机构：

[1] Korea Univ, Sch Elect Engn, Seoul 136701, South Korea

来源：

2014 12TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT) | 2014年

关键词：

ZENER DIODE;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

To protect power MOSFET gate oxide from ESD in fundamentally, On-chip ESD protecting circuits are required. In this paper, stacked punchthrough diode made of doped polysilicon between gate pad and source pad is suggested for 900V power MOSFET gate ESD protection. The suggested device was designed and analyzed in electrical characteristics by TCAD simulation. Based on this analysis, stacked punchthrough diode for 900V power MOSFET gate ESD protection is optimized.

引用

页数：3

共 50 条

[41] Optimization on Layout Strategy of Gate-Grounded NMOS for On-Chip ESD Protection in a 65-nm CMOS Process
Lu, Guangyi
Wang, Yuan
Zhang, Xing
IEICE TRANSACTIONS ON ELECTRONICS, 2016, E99C (05): : 590 - 596
[42] ESD protection design with on-chip ESD bus and high-voltage-tolerant ESD clamp circuit for mixed-voltage I/O buffers
Ker, Ming-Dou
Chang, Wei-Jen
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (06) : 1409 - 1416
[43] Double snapback characte'ristics in high-voltage nMOSFETs and the impact to on-chip ESD protection design
Ker, MD
Lin, KH
IEEE ELECTRON DEVICE LETTERS, 2004, 25 (09) : 640 - 642
[44] On the design of tunable high-holding-voltage LVTSCR-based cells for on-chip ESD protection
Salcedo, JA
Liou, JJ
Bernier, JC
2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 798 - 803
[45] Design and optimization of vertical SiGe thyristors for On-Chip ESD protection (vol 4, pg 586, 2004)
Joshi, S
Ida, R
Rosenbaum, E
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2005, 5 (01) : 155 - 155
[46] IEC ESD Co-Design Methodology for On-Chip Protection at High Voltage Fault Tolerant Transceivers
Kontos, Dimitrios
Chen, Wensong
Vashchenko, Vladislav
2023 45TH ANNUAL EOS/ESD SYMPOSIUM, EOS/ESD, 2023,
[47] On-Chip HBM and HMM ESD Protection Design for RF Applications in 40-nm CMOS Process
Chen, Jie-Ting
Lin, Chun-Yu
Chang, Rong-Kun
Ker, Ming-Dou
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2018, 65 (12) : 5267 - 5274
[48] Characteristic parameter model and circuit-level simulation of gate-controlled dual direction SCR for on-chip ESD protection
Liu, Yujie
Wang, Yang
Yang, Jian
Jin, Xiangliang
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2024, 52 (10) : 5042 - 5056
[49] AREA SAVED AND CLAMP EFFICIENT MULTI-RC-TRIGGERED POWER CLAMP CIRCUIT FOR ON-CHIP ESD PROTECTION
Guo, Haibing
Wang, Yuan
Lu, Guangyi
Jia, Song
Zhang, Xing
2014 12TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2014,
[50] ESD Protection Design With Diode-Triggered Quad-SCR for Separated Power Domains
Chen, Jie-Ting
Ker, Ming-Dou
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2019, 19 (02) : 283 - 289

← 1 2 3 4 5 →