ON-CHIP STACKED PUNCHTHROUGH DIODE DESIGN FOR 900V POWER MOSFET GATE ESD PROTECTION

被引：0

作者：

Kim, Seong Bin ^{[1
]}

Geum, Jongmin ^{[1
]}

Kyoung, Sinsu ^{[1
]}

Sung, Man Young ^{[1
]}

机构：

[1] Korea Univ, Sch Elect Engn, Seoul 136701, South Korea

来源：

2014 12TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT) | 2014年

关键词：

ZENER DIODE;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

To protect power MOSFET gate oxide from ESD in fundamentally, On-chip ESD protecting circuits are required. In this paper, stacked punchthrough diode made of doped polysilicon between gate pad and source pad is suggested for 900V power MOSFET gate ESD protection. The suggested device was designed and analyzed in electrical characteristics by TCAD simulation. Based on this analysis, stacked punchthrough diode for 900V power MOSFET gate ESD protection is optimized.

引用

页数：3

共 50 条

[21] Analysis of 65 nm technology grounded-gate NMOS for on-chip ESD protection applications
Dong, S.
Du, X.
Han, Y.
Huo, M.
Cui, Q.
Huang, D.
ELECTRONICS LETTERS, 2008, 44 (19) : 1129 - 1130
[22] Design and fabrication of Schottky diode, on-chip RF power detector
Jeon, W
Firestone, TM
Rodgers, JC
Melngailis, J
SOLID-STATE ELECTRONICS, 2004, 48 (10-11) : 2089 - 2093
[23] ESD Failure Analysis and Protection Design of GaAs Power Amplifier Chip
Hu, Tao
Dong, Shurong
Li, Xiang
2017 IEEE 24TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA), 2017,
[24] FinFET SCR: Design Challenges and Novel Fin SCR Approaches for On-Chip ESD Protection
Paul, Milova
Kumar, B. Sampath
Russ, Christian
Gossner, Harald
Shrivastava, Mayank
2017 39TH ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM (EOS/ESD), 2017,
[25] Design and Optimization of SCR Devices for On-chip ESD Protection in Advanced SOI CMOS Technologies
Li, Junjun
Di Sarro, James
Gauthier, Robert
2012 34TH ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM (EOS/ESD), 2012,
[26] System ESD robustness by co-design of on-chip and on-board protection measures
Gossner, H.
Simbuerger, W.
Stecher, M.
MICROELECTRONICS RELIABILITY, 2010, 50 (9-11) : 1359 - 1366
[27] A new design methodology using simulation for on-chip ESD protection designs for integrated circuits
Wang, AZ
Tsay, CH
1998 5TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY PROCEEDINGS, 1998, : 509 - 512
[28] Design of a distributed amplifier with on-chip ESD protection circuit in 130 nm SOICMOS technology
Moussa, M. Si
El Kaamouchi, M.
Wybo, G.
Wybo, G.
Bens, A.
Raskin, J. -P.
Vanhoenaeker-Janvier, D.
2007 TOPICAL MEETING ON SILICON MONOLITHIC INTEGRATED CIRCUITS IN RF SYSTEMS, DIGEST OF PAPERS, 2007, : 111 - +
[29] Design of ESD power protection with diode structures for mixed-power supply systems
Lee, J
Huh, Y
Bendix, P
Kang, SM
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2004, 39 (01) : 260 - 264
[30] ESD Optimization with On-chip and On-board Co-design ESD Protection Strategy for Mixed Signal System in Package
Huang Xiaozong
Liu Zhiwei
Liu Fan
Cheng Hui
Liou, J. J.
7TH IEEE INTERNATIONAL NANOELECTRONICS CONFERENCE (INEC) 2016, 2016,

← 1 2 3 4 5 →