Strain induced variability study in Gate-All-Around vertically-stacked horizontal nanosheet transistors

被引:15
|
作者
Mohapatra, E. [1 ]
Dash, T. P. [1 ]
Jena, J. [1 ]
Das, S. [2 ]
Maiti, C. K. [3 ]
机构
[1] Siksha O Anusandhan Deemed Be Univ, Dept Elect & Commun Engn, Bhubaneswar 751030, India
[2] Silicon Inst Technol, Dept Elect & Commun Engn, Bhubaneswar 751024, India
[3] Soura Niloy, Kailash Ghosh Rd, Kolkata 700008, India
关键词
nanosheet FETs; density-gradient (DG) model; work-function engineering; Schrodinger-Poisson; variability; strain engineering; RANDOM DOPANT; SI GATE; NANOWIRE; GRANULARITY; FLUCTUATION; MOSFETS;
D O I
10.1088/1402-4896/ab89f5
中图分类号
O4 [物理学];
学科分类号
0702 ;
摘要
Using physics-based predictive technology CAD simulations, we show the improvements possible in device performance via strain engineering in vertically-stacked horizontal gate-all-around nanosheet Field-Effect transistors (NSFETs), which may outperform conventional FinFETs beyond 7 nm technology node. Effects of mechanical strain on NSFET variability is reported for the first time. We present a novel simulation approach for the analyses of random dopant fluctuation (RDF) and metal grain granularity (MGG) dependent variability in nanosheet transistors. The study encompasses topography simulation, which realistically reproduces a reported experimental nanosheet transistor. Device simulations are based on sub-band Boltzmann transport with 2D Schrodinger equation in the nanosheet cross-section and 1D Boltzmann transport along the nanosheet channel. The effects of mechanical stress and geometry dependence of the electrical characteristics are also reported. Critical design issues are outlined.
引用
下载
收藏
页数:10
相关论文
共 50 条
  • [1] Study on Etch Slope in Fin and Source/Drain Etch Process of Vertically-Stacked Nanosheet Gate-All-Around MOSFET
    Kim, Sihyun
    Lee, Kitae
    Park, Byung-Gook
    2020 IEEE SILICON NANOELECTRONICS WORKSHOP (SNW), 2020, : 99 - 100
  • [2] SiGe superlattice I/O finFETs in a vertically-stacked Gate-All-Around horizontal Nanowire Technology
    Hellings, G.
    Mertens, H.
    Subirats, A.
    Simoen, E.
    Schram, T.
    Ragnarsson, L. -A.
    Simicic, M.
    Chen, S. -H.
    Parvais, B.
    Boudier, D.
    Cretu, B.
    Machillot, J.
    Pena, V.
    Sun, S.
    Yoshida, N.
    Kim, N.
    Mocuta, A.
    Linten, D.
    Horiguchi, N.
    2018 IEEE SYMPOSIUM ON VLSI TECHNOLOGY, 2018, : 85 - 86
  • [3] A Vertically Stacked Nanosheet Gate-All-Around FET for Biosensing Application
    Li, Cong
    Liu, Feichen
    Han, Ru
    Zhuang, Yiqi
    IEEE ACCESS, 2021, 9 : 63602 - 63610
  • [4] Gate-All-Around Transistors Based on Vertically Stacked Si Nanowires
    Mertens, H.
    Ritzenthaler, R.
    Hikavyy, A.
    Kim, M. S.
    Tao, Z.
    Wostyn, K.
    Schram, T.
    Kunnen, E.
    Ragnarsson, L. -A.
    Dekkers, H.
    Hopf, T.
    Devriendt, K.
    Tsvetanova, D.
    Chew, S. A.
    Kikuchi, Y.
    Van Besien, E.
    Rosseel, E.
    Mannaert, G.
    De Keersgieter, A.
    Chasin, A.
    Kubicek, S.
    Dangol, A.
    Demuynck, S.
    Barla, K.
    Mocuta, D.
    Horiguchi, N.
    SILICON COMPATIBLE MATERIALS, PROCESSES, AND TECHNOLOGIES FOR ADVANCED INTEGRATED CIRCUITS AND EMERGING APPLICATIONS 7, 2017, 77 (05): : 19 - 30
  • [5] Process Flow Modelling and Characterisation of Stacked Gate-All-Around Nanosheet Transistors
    Mumba, K.
    Cai, S.
    Kalna, K.
    2022 IEEE 22ND INTERNATIONAL CONFERENCE ON NANOTECHNOLOGY (NANO), 2022, : 271 - 274
  • [6] A Comprehensive Study of NF3-Based Selective Etching Processes: Application to the Fabrication of Vertically Stacked Horizontal Gate-All-around Si Nanosheet Transistors
    Sun, Xin
    Li, Jiayang
    Qian, Lewen
    Wang, Dawei
    Huang, Ziqiang
    Guo, Xinlong
    Liu, Tao
    Xu, Saisheng
    Wang, Liming
    Xu, Min
    Zhang, David Wei
    NANOMATERIALS, 2024, 14 (11)
  • [7] Optimization of Structure and Electrical Characteristics for Four-Layer Vertically-Stacked Horizontal Gate-All-Around Si Nanosheets Devices
    Zhang, Qingzhu
    Gu, Jie
    Xu, Renren
    Cao, Lei
    Li, Junjie
    Wu, Zhenhua
    Wang, Guilei
    Yao, Jiaxin
    Zhang, Zhaohao
    Xiang, Jinjuan
    He, Xiaobin
    Kong, Zhenzhen
    Yang, Hong
    Tian, Jiajia
    Xu, Gaobo
    Mao, Shujuan
    Radamson, Henry H.
    Yin, Huaxiang
    Luo, Jun
    NANOMATERIALS, 2021, 11 (03) : 1 - 15
  • [8] Design study of gate-all-around vertically stacked nanosheet FETs for sub-7nm nodes
    E. Mohapatra
    T. P. Dash
    J. Jena
    S. Das
    C. K. Maiti
    SN Applied Sciences, 2021, 3
  • [9] Design study of gate-all-around vertically stacked nanosheet FETs for sub-7nm nodes
    Mohapatra, E.
    Dash, T. P.
    Jena, J.
    Das, S.
    Maiti, C. K.
    SN APPLIED SCIENCES, 2021, 3 (05):
  • [10] First of vertically-stacked Gate-All-Around highly-strained Germanium nanowire p-FETs
    Capogreco, E.
    Witters, L.
    Arimura, H.
    Sebaai, F.
    Porret, C.
    Hikavyy, A.
    Loo, R.
    Milenin, A. P.
    Eneman, G.
    Favia, P.
    Bender, H.
    Wostyn, K.
    Litta, E. Dentoni
    Schulze, A.
    Vrancken, C.
    Opdebeeck, A.
    Mitard, J.
    Langer, R.
    Holsteyns, F.
    Waldron, N.
    Barla, K.
    De Heyn, V.
    Mocuta, D.
    Collaert, N.
    2018 IEEE SYMPOSIUM ON VLSI TECHNOLOGY, 2018, : 193 - 194