High performance MPEG-2 software decoder on the Cell Broadband Engine

被引:0
|
作者
Bader, David A. [1 ]
Patel, Sulabh [2 ]
机构
[1] Georgia Inst Technol, Coll Comp, Atlanta, GA 30332 USA
[2] Elect Arts Inc, Hyderabad 500042, Andhra Pradesh, India
关键词
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
The Sony-Toshiba-IBM Cell Broadband Engine is a heterogeneous multicore architecture that consists of a traditional microprocessor (PPE) with eight SIMD co-processing units (SPEs) integrated on-chip. While the Cell/B.E. processor is designed with multimedia applications in mind, there are currently no open-source, optimized implementations of such applications available. In this paper we present the design and implementation behind the creation of an optimized MPEG-2 software decoder for this unique parallel architecture, and demonstrate its performance through an experimental study. This is the first parallelization of an MPEG-2 decoder for a commodity heterogeneous multicore processor such as the IBM Cell/B.E. While Drake et al. have recently parallelized MPEG-2 using StreamIt for a streaming architecture, our algorithm is quite different and is the first to address the new challenges related to the optimization and tuning of a multicore algorithm with DMA transfers and local store memory. Our design and efficient implementation target the architectural features provided by the heterogeneous multicore processor We give an experimental study on Sony PlayStation 3 and IBM QS20 dual-Cell Blade platforms. For instance, using 16 SPEs on the IBM QS20, our decoder runs 3.088 times faster than a 3.2 GHz Intel Xeon and achieves a speedup of over 10.545 compared with a PPE-only implementation. Our source code is freely-available through SourceForge under the CellBuzz project.
引用
下载
收藏
页码:986 / +
页数:2
相关论文
共 50 条
  • [21] Low power design for MPEG-2 video decoder
    Lin, CH
    Chen, CM
    Jen, CW
    ICCE - INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS, 1996 DIGEST OF TECHNICAL PAPERS, 1996, : 174 - 175
  • [22] Application of a dynamically reconfigurable cell-array processor to an MPEG-2 video decoder
    Komoku, K
    Hatano, F
    Morishita, T
    Teramoto, I
    RECONFIGURABLE TECHNOLOGY: FPGAS FOR COMPUTING AND APPLICATIONS II, 2000, 4212 : 42 - 49
  • [23] MPEG-2 AAC decoder on a fixed-point DSP
    Chen, J
    Tai, HM
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1999, 45 (04) : 1200 - 1205
  • [24] MPEG-2 AAC decoder for a 32-bit MCU
    Sakamoto, T
    Taruki, M
    Hase, T
    IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS - 2000 DIGEST OF TECHNICAL PAPERS, 2000, : 256 - 257
  • [25] A novel error concealment technique for MPEG-2 video decoder
    Liu, YC
    Lee, MK
    Niou, JB
    Chen, HL
    ICCE: 2001 INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS, DIGEST OF TECHNICAL PAPERS, 2001, : 158 - 159
  • [26] Software MPEG-2 video decoder on a 200-MHz, low-power multimedia microprocessor
    Nadehara, K
    Lieske, H
    Kuroda, I
    PROCEEDINGS OF THE 1998 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING, VOLS 1-6, 1998, : 3141 - 3144
  • [27] Smart cache: An energy-efficient D-cache for a software MPEG-2 video decoder
    Yang, CL
    Tseng, HW
    Ho, CC
    ICICS-PCM 2003, VOLS 1-3, PROCEEDINGS, 2003, : 1660 - 1664
  • [28] A Reduced Memory MPEG-2 Decoder for Compressed HD Video
    Nie, Zhengang
    Komura, Taku
    2016 3RD INTERNATIONAL CONFERENCE ON SYSTEMS AND INFORMATICS (ICSAI), 2016, : 954 - 958
  • [29] Frame rate performance modeling of software MPEG decoder
    Ramamoorthy, V
    MULTIMEDIA HARDWARE ARCHITECTURES 1997, 1997, 3021 : 232 - 246
  • [30] Broadband MPEG-2 client with network configuration capability
    Huttunen, AJ
    Defée, I
    MULTIMEDIA TOOLS AND APPLICATIONS, 2000, 11 (03) : 333 - 345