Time-domain modeling of an RF all-digital PLL

被引：30

作者：

Syllaios, Ioannis L. ^{[1
]}

Staszewski, Robert Bogdan ^{[2
]}

Balsara, Poras T. ^{[1
]}

机构：

[1] Univ Texas Dallas, Ctr Integrated Circuits & Syst, Richardson, TX 75083 USA

[2] Texas Instruments Inc, Digital RF Processor Grp, Dallas, TX 75243 USA

来源：

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS | 2008年 / 55卷 / 06期

关键词：

all-digital phase-locked loop (ADPLL); CMOS; digitally controlled-oscillator (DCO); event driven; GSM; mobile phones; phase detection; phase noise; simulation; time-domain modeling; time-to-digital-converter (TDC); wireless;

D O I：

10.1109/TCSII.2007.916845

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A new phase-domain all-digital phase-locked loop (ADPLL) for RF wireless applications has recently been proposed and commercially demonstrated. In this brief, we propose time-domain modeling and simulation techniques of the ADPLL that are well suited for system analysis using high-level programming languages, e.g., Matlab. They are based on the event-driven principles inherent in hardware description languages, e.g., VHDL, and enable the development of accurate and time-efficient behavioral models. The proposed techniques are demonstrated and validated through experimental results for a GSM standard.

引用

页码：601 / 605

页数：5

共 50 条

[31] An Energy Efficient All-Digital Time-Domain Compute-in-Memory Macro Optimized for Binary Neural Networks
Lou, Jie
Freye, Florian
Lanius, Christian
Gemmeke, Tobias
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2024, 71 (01) : 287 - 298
[32] An Area-Effective High-Resolution All-Digital CMOS Time-Domain Smart Temperature Sensor
Chun-Chi Chen
Chao-Lieh Chen
Yen-Chan Chu
Guan-Yu Lin
Circuits, Systems, and Signal Processing, 2024, 43 (2) : 1144 - 1156
[33] All-Digital RF I/Q Modulator
Alavi, Morteza S.
Staszewski, Robert Bogdan
de Vreede, Leo C. N.
Visweswaran, Akshay
Long, John R.
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2012, 60 (11) : 3513 - 3526
[34] Generation of a Clocking Signal in Synchronized All-Digital PLL Networks
Koskin, Eugene
Galayko, Dimitri
Feely, Orla
Blokhina, Elena
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2018, 65 (06) : 809 - 813
[35] An all-digital PLL with supply insensitive digitally controlled oscillator
Seo, Seong-Young
Chun, Jung-Hoon
Jun, Young-Hyun
Kwon, Kee-Won
IEICE ELECTRONICS EXPRESS, 2013, 10 (05):
[36] All-digital PLL using pulse-based DCO
Huang, Hong-Yi
Liu, Jen-Chieh
Cheng, Kuo-Hsing
2007 14TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-4, 2007, : 1268 - +
[37] A CMOS Digital-Controlled Oscillator for All-Digital PLL Frequency Synthesizer
Lou, Liheng
Chen, Bo
Tang, Kai
Zheng, Yuanjin
2016 INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS (ISIC), 2016,
[38] An all-digital PLL for frequency multiplication by 4 to 1022 with seven-cycle lock time
Watanabe, T
Yamauchi, S
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (02) : 198 - 204
[39] PLD MODELING OF ALL-DIGITAL DLL
Svedek, Tomislav
Matic, Tomislav
Herceg, Marijan
JOURNAL OF ELECTRICAL ENGINEERING-ELEKTROTECHNICKY CASOPIS, 2009, 60 (05): : 246 - 254
[40] An All-Digital Reconfigurable Time-Domain ADC for Low-Voltage Sensor Interface in 65 nm CMOS Technology
Hou, Yu
Watanabe, Takamoto
Miyahara, Masaya
Matsuzawa, Akira
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2015, E98A (02) : 466 - 475

← 1 2 3 4 5 →