Time-domain modeling of an RF all-digital PLL

被引：30
|
作者：
Syllaios, Ioannis L. [1 ]
Staszewski, Robert Bogdan [2 ]
Balsara, Poras T. [1 ]
机构：
[1] Univ Texas Dallas, Ctr Integrated Circuits & Syst, Richardson, TX 75083 USA
[2] Texas Instruments Inc, Digital RF Processor Grp, Dallas, TX 75243 USA
来源：
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS | 2008年 / 55卷 / 06期
关键词：
all-digital phase-locked loop (ADPLL); CMOS; digitally controlled-oscillator (DCO); event driven; GSM; mobile phones; phase detection; phase noise; simulation; time-domain modeling; time-to-digital-converter (TDC); wireless;
D O I：
10.1109/TCSII.2007.916845
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A new phase-domain all-digital phase-locked loop (ADPLL) for RF wireless applications has recently been proposed and commercially demonstrated. In this brief, we propose time-domain modeling and simulation techniques of the ADPLL that are well suited for system analysis using high-level programming languages, e.g., Matlab. They are based on the event-driven principles inherent in hardware description languages, e.g., VHDL, and enable the development of accurate and time-efficient behavioral models. The proposed techniques are demonstrated and validated through experimental results for a GSM standard.
引用
收藏
页码：601 / 605
页数：5
相关论文
共 50 条
  • [1] Time-domain modeling of a phase-domain all-digital phase-locked loop for RF applications
    Syllaios, Loannis L.
    Balsara, Poras T.
    Staszewski, Robert Bogdan
    [J]. PROCEEDINGS OF THE IEEE 2007 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2007, : 861 - +
  • [2] Time-Domain Modeling of All-Digital PLLs to Single-Event Upset Perturbations
    Chen, Y. P.
    Massengill, L. W.
    Sternberg, A. L.
    Zhang, E. X.
    Kauppila, J. S.
    Yao, M.
    Amort, A. L.
    Bhuva, B. L.
    Holman, W. T.
    Loveless, T. D.
    [J]. IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2018, 65 (01) : 311 - 317
  • [3] All-Digital Linearity Enhancement Technique for Time-Domain Smart Temperature Sensors
    Chen, Chun-Chi
    Chen, Chao-Lieh
    Lin, Yi
    [J]. 28TH EUROPEAN CONFERENCE ON SOLID-STATE TRANSDUCERS (EUROSENSORS 2014), 2014, 87 : 1247 - 1250
  • [4] An all-digital PLL clock multiplier
    Olsson, T
    Nilsson, P
    [J]. 2002 IEEE ASIA-PACIFIC CONFERENCE ON ASIC PROCEEDINGS, 2002, : 275 - 278
  • [5] An All-Digital Offset PLL Architecture
    Staszewski, Robert Bogdan
    Vemulapalli, Sudheer
    Waheed, Khurram
    [J]. 2010 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS RFIC SYMPOSIUM, 2010, : 17 - 20
  • [6] VHDL simulation and modeling of an all-digital RF transmitter
    Staszewski, RB
    Staszewski, R
    Balsara, PT
    [J]. FIFTH INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, 2005, : 233 - 238
  • [7] All-digital PLL with ΔΣ DLL embedded TDC
    Han, Y.
    Lin, D.
    Geng, S.
    Xu, N.
    Rhee, W.
    Oh, T-Y
    Wang, Z.
    [J]. ELECTRONICS LETTERS, 2013, 49 (02) : 93 - U3
  • [8] All-digital PLL with ultra fast acquisition
    Staszewski, Robert Bogdan
    Shriki, Gabi
    Balsara, Poras T.
    [J]. 2005 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE, PROCEEDINGS OF TECHNICAL PAPERS, 2005, : 289 - 292
  • [9] A DCO Compiler for All-Digital PLL Design
    Chung, Ching-Che
    Chen, Chen-Han
    Lo, Chi-Kuang
    [J]. PROCEEDINGS OF THE 2015 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2015, : 547 - 550
  • [10] All-digital PLL with extended tracking capabilities
    Lorenzo-Ginori, JV
    Naranjo-Bouzas, JA
    [J]. ELECTRONICS LETTERS, 1997, 33 (18) : 1519 - 1521
12345