On n-detection test sequences for synchronous sequential circuits

被引:10
|
作者
Pomeranz, I
Reddy, SM
机构
关键词
D O I
10.1109/VTEST.1997.600299
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Test sets that detect each stuck-at fault n > 1 times (called n-detection test sets) were shown to achieve higher defect coverages than conventional single stuck-at 1-detection test sets. Previous studies of n-detection test sets concentrated on combinational circuits. In this work, we study n-detection test sequences for synchronous sequential circuits. We propose four definitions of the number of detections achieved by a test sequence. We describe fault simulation and test generation procedures based on these definitions, and evaluate them on benchmark circuits by using non-feedback bridging faults to model defects. The results indicate the usefulness of the simplest definition in generating test sequences that achieve improved defect coverages.
引用
收藏
页码:336 / 342
页数:7
相关论文
共 50 条
  • [21] Forming n-detection test sets without test generation
    Pomeranz, Irith
    Reddy, Sudhakar M.
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2007, 12 (02)
  • [22] Functional test generation for synchronous sequential circuits
    Srinivas, MK
    Jacob, J
    Agrawal, VD
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1996, 15 (07) : 831 - 843
  • [23] Test compaction for synchronous sequential circuits by test sequence recycling
    Pomeranz, I
    Reddy, SM
    PROCEEDINGS OF THE 8TH GREAT LAKES SYMPOSIUM ON VLSI, 1998, : 216 - 221
  • [24] On the use of fault dominance in n-detection test generation
    Pomeranz, I
    Reddy, SM
    19TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2001, : 352 - 357
  • [25] Low Peak Power ATPG for n-Detection Test
    Wang, Sying-Jyan
    Fu, Kuo-Lin
    Li, Katherine Shu-Min
    ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 1993 - +
  • [26] On the detection of reset faults in synchronous sequential circuits
    Pomeranz, I
    Reddy, SM
    TENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 470 - 474
  • [27] On removing redundancies from synchronous sequential circuits with synchronizing sequences
    Pomeranz, I
    Reddy, SM
    IEEE TRANSACTIONS ON COMPUTERS, 1996, 45 (01) : 20 - 32
  • [28] A genetic algorithm for the computation of initialization sequences for synchronous sequential circuits
    Corno, F
    Prinetto, P
    Rebaudengo, M
    Reorda, MS
    Squillero, G
    SIXTH ASIAN TEST SYMPOSIUM (ATS'97), PROCEEDINGS, 1997, : 56 - 61
  • [29] A new approach for initialization sequences computation for synchronous sequential circuits
    Corno, F
    Prinetto, P
    Rebaudengo, M
    Reorda, MS
    Squillero, G
    INTERNATIONAL CONFERENCE ON COMPUTER DESIGN - VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1997, : 381 - 386
  • [30] Modified test generation methods for synchronous sequential circuits
    Kemamalini, A.
    Seshasayanan, R.
    2015 INTERNATIONAL CONFERENCE ON INNOVATIONS IN INFORMATION, EMBEDDED AND COMMUNICATION SYSTEMS (ICIIECS), 2015,