NOVEL 3D DIE-STACKED OPTO-ELECTRONIC TRANSCEIVER ICs THAT ALLOW FOR WAFERSCALE FABRICATION

被引：0

作者：

Duan, Pinxiang ^{[1
]}

Raz, Oded ^{[1
]}

Dorren, Harmen J. S. ^{[1
]}

机构：

[1] Eindhoven Univ Technol, COBRA Res Sch, NL-5600 MB Eindhoven, Netherlands

来源：

2013 18TH MICROOPTICS CONFERENCE (MOC) | 2013年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Optical interconnects can offer small footprint, high bandwidth density and high data rates. In this paper we demonstrate a wafer scale fabrication process of the 3D stacked transceivers which leads to very high bandwidth density as well as potential low cost. Uniform open eye patterns at 10 Gb/s/channel of both 3D stacked transmitter and receiver ICs indicates that the interconnection technology suggested is robust.

引用

页数：2

共 42 条

[21] A novel efficient TSV built-in test for stacked 3D ICs
Guibane, Badi
Hamdi, Belgacem
Bensalem, Brahim
Mtibaa, Abdellatif
TURKISH JOURNAL OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCES, 2018, 26 (04) : 1909 - 1921
[22] Smart refresh: An enhanced memory controller design for reducing energy in conventional and 3D die-stacked DRAMs
Ghosh, Mrinmoy
Lee, Hsien-Hsin S.
MICRO-40: PROCEEDINGS OF THE 40TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, 2007, : 134 - +
[23] 3D stacked ICs using Cu TSVs and Die to Wafer Hybrid Collective bonding
Katti, G.
Mercha, A.
Van Olmen, J.
Huyghebaert, C.
Jourdain, A.
Stucchi, M.
Rakowski, M.
Debusschere, I.
Soussan, P.
Dehaene, W.
De Meyer, K.
Travaly, Y.
Beyne, E.
Biesemans, S.
Swinnen, B.
2009 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, 2009, : 331 - 334
[24] Token3D: Reducing Temperature in 3D Die-Stacked CMPs through Cycle-Level Power Control Mechanisms
Cebrian, Juan M.
Aragon, Juan L.
Kaxiras, Stefanos
EURO-PAR 2011 PARALLEL PROCESSING, PT 1, 2011, 6852 : 295 - 309
[25] DRIS-3: Deep Neural Network Reliability Improvement Scheme in 3D Die-Stacked Memory based on Fault Analysis
Kim, Jae-San
Yang, Joon-Sung
PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2019,
[26] A new die-level flexible design-for-test architecture for 3D stacked ICs
Zhang, Qingping
Zhan, Wenfa
Wen, Xiaoqing
INTEGRATION-THE VLSI JOURNAL, 2024, 97
[27] Normative 3D opto-electronic stereophotogrammetric posture and spine morphology data in young healthy adult population
D'Amico, Moreno
Kinel, Edyta
Roncoletta, Piero
PLOS ONE, 2017, 12 (06):
[28] Geometric, spintronic, and opto-electronic properties of 3d transition metals doped silicene: An ab initio study
Kalwar, Basheer Ahmed
Wang Fangzong
Saeed, Muhammad Hammad
Bhutto, Aqeel Ahmed
Tunio, Mohsin Ali
Bhagat, Kalsoom
JOURNAL OF THE CHINESE CHEMICAL SOCIETY, 2022, 69 (10) : 1706 - 1718
[29] Guidelines for structural and material-system design of a highly reliable 3D die-stacked module with copper through-vias
Tanaka, N
Yamaji, Y
Sato, T
Takahashi, K
53RD ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2003 PROCEEDINGS, 2003, : 597 - +
[30] Optimization Methods for Post-Bond Die-Internal/External Testing in 3D Stacked ICs
Noia, Brandon
Chakrabarty, Krishnendu
Marinissen, Erik Jan
INTERNATIONAL TEST CONFERENCE 2010, 2010,

← 1 2 3 4 5 →