Guidelines for structural and material-system design of a highly reliable 3D die-stacked module with copper through-vias

被引:5
|
作者
Tanaka, N [1 ]
Yamaji, Y [1 ]
Sato, T [1 ]
Takahashi, K [1 ]
机构
[1] Assoc Super Adv Elect Technol ASET, Tsukuba, Ibaraki 3050047, Japan
关键词
D O I
10.1109/ECTC.2003.1216342
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Design guidelines for a highly reliable three-dimensional die-stacked type module-namely, our 3D die-stacked module named "V-STACK", in which four ultra-thin dies (50 Pm thick) are vertically stacked and electrically interconnected through copper through-vias in the silicon dies-were devised through the following structural and material analyses. First, stress concentration during temperature cycling (due to the low-rigidity of the ultra-thin die) was investigated by parametric FEM calculations on a V-STACK-type module. The FEM results showed that the stress concentration is mainly caused by the combination of extremely low die rigidity and thermal mismatch between the underfill resin and the gold bumps. It was thus confirmed that controlling the coefficient of thermal expansion of the underfill resin eliminates the stress concentration in spite of the fact that the dies are ultrathin. Second, optimal combinations of upper and lower bump heights for higher interconnection reliability were determined. Consequently, it was found that several, pre-induced defects along the bonding surface greatly reduce interconnection reliability. Finally, the appropriate. aspect ratio of the copper through-via structure (i.e., for reducing the tensile stress in the surrounding SiO2) was determined from the viewpoint of thermal fatigue in a high-aspect-ratio via structure.
引用
收藏
页码:597 / +
页数:2
相关论文
共 10 条
  • [1] Mechanical effects of copper through-vias in a 3D die-stacked module
    Tanaka, N
    Sato, T
    Yamaji, Y
    Morifuji, T
    Umemoto, M
    Takahashi, K
    52ND ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2002 PROCEEDINGS, 2002, : 473 - +
  • [2] Functional Testing of AI Cores through Thinned 3D I/O Buffer Dies in 3D Die-Stacked Modules
    Farooq, Mukta
    Kumar, Arvind
    Lee, Sae-Kyu
    Bonam, Ravi
    Gomez, Juan-Manuel
    Kelly, James
    Hosokawa, Kohji
    Nomura, Akiyo
    Kohda, Yasuteru
    Dickson, Timothy
    Sakuma, Katsuyuki
    Mori, Hiroyuki
    Rubin, Joshua
    Saraf, Iqbal
    Pai, Vinay
    Nieves, Pablo
    Li, Yandong
    DelaPena, Abraham
    Wassick, Thomas
    Perfecto, Eric
    Carr, Christopher
    Sardesai, Viraj
    Miller, Eric
    Oakley, Jennifer
    Skordas, Spyridon
    Teehan, Sean
    McHerron, Dale
    Burns, Jeff
    Divakaruni, Rama
    IEEE 72ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2022), 2022, : 977 - 980
  • [3] Smart refresh: An enhanced memory controller design for reducing energy in conventional and 3D die-stacked DRAMs
    Ghosh, Mrinmoy
    Lee, Hsien-Hsin S.
    MICRO-40: PROCEEDINGS OF THE 40TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, 2007, : 134 - +
  • [4] RATT-ECC: Rate Adaptive Two-Tiered Error Correction Codes for Reliable 3D Die-Stacked Memory
    Chen, Hsing-Min
    Wu, Carole-Jean
    Mudge, Trevor
    Chakrabarti, Chaitali
    ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2016, 13 (03)
  • [5] 3D Stacked IC demonstrator using Hybrid Collective Die-to-Wafer Bonding with copper Through Silicon Vias (TSV)ac
    Van Olmen, J.
    Coenen, J.
    Dehaene, W.
    De Meyer, K.
    Huyghebaert, C.
    Jourdain, A.
    Katti, Guruprasad
    Mercha, A.
    Rakowski, M.
    Stucchi, M.
    Travaly, Y.
    Beyne, E.
    Swinnen, B.
    2009 IEEE INTERNATIONAL CONFERENCE ON 3D SYSTEMS INTEGRATION, 2009, : 12 - +
  • [6] Token3D: Reducing Temperature in 3D Die-Stacked CMPs through Cycle-Level Power Control Mechanisms
    Cebrian, Juan M.
    Aragon, Juan L.
    Kaxiras, Stefanos
    EURO-PAR 2011 PARALLEL PROCESSING, PT 1, 2011, 6852 : 295 - 309
  • [7] 3D stacked flip chip packaging with through silicon vias and copper plating or conductive adhesive filling
    Lee, SWR
    Hon, R
    Zhang, SXD
    Wong, CK
    55TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2005 PROCEEDINGS, 2005, : 795 - 801
  • [8] Multi-stacked flip chips with copper plated through silicon vias and re-distribution for 3D system-in-package integration
    Lee, Shi-Wei Ricky
    Hon, Ronald
    ENABLING TECHNOLOGIES FOR 3-D INTEGRATION, 2007, 970 : 179 - +
  • [9] Strategic Material Design for Highly Reliable QLC 3D V-NAND Using Bypass Resistive Random Access Memory
    Han, Geonhui
    Seo, Jongseon
    Park, Junghoon
    Hong, Minji
    Kim, Juhyung
    Lee, Kilho
    Kim, Wanki
    Ha, Daewon
    Hwang, Hyunsang
    ACS APPLIED MATERIALS & INTERFACES, 2025, 17 (13) : 19977 - 19986
  • [10] 3D system-on-a-chip design with through-silicon-via-less power supply using highly doped silicon via
    Shiba, Kota
    Hamada, Mototsugu
    Kuroda, Tadahiro
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2020, 59 (SG)