On the formation of positive charges in ultrathin silicon-oxynitride p-MOSFETs subjected to negative bias temperature stress

被引:0
|
作者
Wang, Yangang [1 ]
机构
[1] Liverpool John Moores Univ, Sch Engn, Liverpool L3 3AF, Merseyside, England
关键词
degradation; hole traps; interface state; negative bias temperature instability (NBTI); oxynitride; positive charge (PC); recovery;
D O I
10.1109/LED.2008.915570
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
p-MOSFET negative bias temperature instability (NBTI) has become the most important reliability issue for the CMOS industry. This letter investigates the formation of oxide positive charges (PCs) and its effects on the NBTI. Evidence shows that PC dominates NBTI at stress temperature lower than 373 K, whereas interface-state generation has an obvious contribution above 373 K. Two kinds of PC are distinguished as follows: The trapped holes are the main origin of NBTI at lower temperatures, and the generated PC plays a role at higher temperatures. The physical mechanisms of the two kinds of PC are also discussed in this letter.
引用
收藏
页码:269 / 272
页数:4
相关论文
共 43 条
  • [31] Evidence for the Transformation of Switching Hole Traps into Permanent Bulk Traps under Negative-Bias Temperature Stressing of High-k P-MOSFETs
    Gao, Y.
    Ang, D. S.
    Young, C. D.
    Bersuker, G.
    2012 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2012,
  • [32] Influence of Design and Process Parameters of 32-nm Advanced-Process High-k p-MOSFETs on Negative-Bias Temperature Instability and Study of Defects
    Alimin, A. F. Muhammad
    Radzi, A. A. Mohd
    Sazali, N. A. F.
    Hatta, S. F. Wan Muhamad
    Soin, N.
    Hussin, H.
    JOURNAL OF ELECTRONIC MATERIALS, 2017, 46 (10) : 5942 - 5949
  • [33] A strategy using a copper/low-k BEOL process to prevent negative-bias temperature instability (NBTI) in p-MOSFETs with ultra-thin gate oxide
    Suzuki, A
    Tabuchi, K
    Kimura, H
    Hasegawa, T
    Kadomura, S
    Kakamu, K
    Kudo, H
    Kawano, M
    Tsukune, A
    Yamada, M
    2002 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2002, : 216 - 217
  • [34] Bias Temperature Instability of 4H-SiC p- and n-Channel MOSFETs Induced by Negative Stress at 200 °C
    Yang, Liao
    Bai, Yun
    Li, Chengzhan
    Chen, Hong
    Tang, Yidan
    Hao, Jilong
    Yang, Chengyue
    Tian, Xiaoli
    Lu, Jiang
    Liu, Xinyu
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2022, 69 (06) : 3042 - 3046
  • [35] Understanding Negative Bias Temperature Stress in p-Channel Trench-Gate Power MOSFETs by Low-Frequency Noise Measurement
    Magnone, P.
    Barletta, G.
    Traverso, P. A.
    Magri, A.
    Sangiorgi, E.
    Fiegna, C.
    2014 IEEE 26TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES & IC'S (ISPSD), 2014, : 163 - 166
  • [36] Transient to Temporarily Permanent and Permanent Hole Trapping Transformation in the Small Area SiON P-MOSFET Subjected to Negative-Bias Temperature Stress
    Tung, Z. Y.
    Ang, D. S.
    2014 IEEE 21ST INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA), 2014, : 254 - 257
  • [37] Abnormal Threshold Voltage Shifts in P-Channel Low-Temperature Polycrystalline Silicon Thin Film Transistors Under Negative Bias Temperature Stress
    Kim, Sang Sub
    Choi, Pyung Ho
    Baek, Do Hyun
    Lee, Jae Hyeong
    Choi, Byoung Deog
    JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2015, 15 (10) : 7555 - 7558
  • [38] Investigation of Degradation Behavior During Illuminated Negative Bias Temperature Stress in P-Channel Low-Temperature Polycrystalline Silicon Thin-Film Transistors
    Wang, Yu-Xuan
    Chang, Ting-Chang
    Tai, Mao-Chou
    Wu, Chia-Chuan
    Tu, Yu-Fa
    Chen, Jian-Jie
    Huang, Wei-Chen
    Shih, Yu-Shan
    Chen, Yu-An
    Huang, Jen-Wei
    Sze, Simon
    IEEE ELECTRON DEVICE LETTERS, 2021, 42 (05) : 712 - 715
  • [39] Abnormal hysteresis formation in hump region after positive gate bias stress in low-temperature poly-silicon thin film transistors
    Tu, Hong-Yi
    Chang, Ting-Chang
    Tsao, Yu-Ching
    Tai, Mao-Chou
    Tsai, Yu-Lin
    Huang, Shin-Ping
    Zheng, Yu-Zhe
    Wang, Yu-Xuan
    Lin, Chih-Chih
    Kuo, Chuan-Wei
    Tsai, Tsung-Ming
    Wu, Chia-Chuan
    Chien, Ya-Ting
    Huang, Hui-Chun
    JOURNAL OF PHYSICS D-APPLIED PHYSICS, 2020, 53 (40)
  • [40] Two-Stage Degradation of p-Type Polycrystalline Silicon Thin-Film Transistors Under Dynamic Positive Bias Temperature Stress
    Zhang, Dongli
    Wang, Mingxiang
    Lu, Xiaowei
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (11) : 3751 - 3756