Sensing design issues in deep submicron CMOS SRAMs

被引：4
|
作者：
Natarajan, A [1 ]
Shankar, V [1 ]
Maheshwari, A [1 ]
Burleson, W [1 ]
机构：
[1] Univ Massachusetts, Dept Elect & Comp Engn, Amherst, MA 01003 USA
来源：
IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: NEW FRONTIERS IN VLSI DESIGN | 2005年
关键词：
D O I：
10.1109/ISVLSI.2005.67
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this paper, solutions to memory design issues in nanometer CMOS are presented. First a comparative study between various sense-amplifiers is presented in 70nm CMOS technology. Impact of process variation is studied on the performance of these sense-amplifiers. An improved Bit-line leakage compensation scheme is proposed to ensure proper sensing in presence of leakage. Performance benefit of upto 68% can be obtained using this technique.
引用
收藏
页码：42 / 45
页数：4
相关论文
共 50 条
  • [31] Weak cell detection in deep-submicron SRAMs: A programmable detection technique
    Pavlov, Andrei
    Sachdev, Manoj
    Pineda de Gyvez, Jose
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (10) : 2334 - 2343
  • [32] An introduction to deep submicron CMOS for vertex applications
    Campbell, M
    Anelli, G
    Cantatore, E
    Faccio, F
    Heijne, EHM
    Jarron, P
    Santiard, JC
    Snoeys, W
    Wyllie, K
    NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 2001, 473 (1-2): : 140 - 145
  • [33] Multigigahertz TSPC circuits in deep submicron CMOS
    Yuan, J
    Svensson, C
    PHYSICA SCRIPTA, 1999, T79 : 283 - 286
  • [34] Interconnect strategies for deep submicron CMOS manufacture
    Mark, C
    Rose, K
    2000 IEEE/SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE AND WORKSHOP, 2000, : 413 - 418
  • [35] Transition time modeling in deep submicron CMOS
    Maurine, P
    Rezzoug, M
    Azemard, N
    Auvergne, D
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2002, 21 (11) : 1352 - 1363
  • [36] Single event transients in deep submicron CMOS
    Hass, KJ
    Gambles, JW
    42ND MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, VOLS 1 AND 2, 1999, : 122 - 125
  • [37] Deep submicron CMOS technologies for the LHC experiments
    Jarron, P
    Anelli, G
    Calin, T
    Cosculluela, J
    Campbell, B
    Delmastro, M
    Faccio, F
    Giraldo, A
    Heijne, E
    Kloukinas, K
    Letheren, M
    Nicolaidis, M
    Moreira, P
    Paccagnella, A
    Marchioro, A
    Snoeys, W
    Velazco, R
    NUCLEAR PHYSICS B-PROCEEDINGS SUPPLEMENTS, 1999, 78 : 625 - 634
  • [38] The Design of Low Noise Amplifiers in Deep Submicron CMOS Processes: A Convex Optimization Approach
    Hoe, David H. K.
    Jin, Xiaoyu
    VLSI DESIGN, 2015,
  • [39] High voltage tolerant ESD design for analog applications in deep submicron CMOS technologies
    Chen, CH
    Fang, YK
    Tsai, CC
    Tu, S
    Chen, MKL
    Chang, MC
    PROCEEDINGS OF THE IEEE 2002 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2002, : 89 - 92
  • [40] An evaluation of deep-submicron CMOS design optimized for operation at 77K
    Foty, D
    ISIE 2005: PROCEEDINGS OF THE IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS 2005, VOLS 1- 4, 2005, : 1139 - 1144
12345