Sensing design issues in deep submicron CMOS SRAMs

被引：4
|
作者：
Natarajan, A [1 ]
Shankar, V [1 ]
Maheshwari, A [1 ]
Burleson, W [1 ]
机构：
[1] Univ Massachusetts, Dept Elect & Comp Engn, Amherst, MA 01003 USA
来源：
IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: NEW FRONTIERS IN VLSI DESIGN | 2005年
关键词：
D O I：
10.1109/ISVLSI.2005.67
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this paper, solutions to memory design issues in nanometer CMOS are presented. First a comparative study between various sense-amplifiers is presented in 70nm CMOS technology. Impact of process variation is studied on the performance of these sense-amplifiers. An improved Bit-line leakage compensation scheme is proposed to ensure proper sensing in presence of leakage. Performance benefit of upto 68% can be obtained using this technique.
引用
收藏
页码：42 / 45
页数：4
相关论文
共 50 条
  • [1] Charge Based Testing (CBT) of submicron CMOS SRAMs
    Rosales, M
    de Paúl, I
    Segura, J
    Hawkins, CF
    Soden, J
    2000 IEEE INTERNATIONAL WORKSHOP ON DEFECT BASED TESTING, PROCEEDINGS, 2000, : 57 - 61
  • [2] Deep-submicron microprocessor design issues
    Flynn, Michael J.
    Hung, Patrick
    Rudd, Kevin W.
    IEEE Micro, 19 (04): : 11 - 22
  • [3] Deep submicron embedded SRAM design issues
    Natarajan, S
    Romanovsky, S
    Achyuthan, A
    2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 723 - 728
  • [4] Deep-submicron microprocessor design issues
    Flynn, MJ
    Hung, P
    Rudd, KW
    IEEE MICRO, 1999, 19 (04) : 11 - 22
  • [5] Analog design in deep submicron CMOS processes for LHC
    Rivetti, A
    Anelli, G
    Anghinolfi, F
    Campbell, M
    Delmastro, M
    Heijne, E
    Faccio, F
    Florian, S
    Jarron, P
    Kloukinas, K
    Marchioro, A
    PROCEEDINGS OF THE FIFTH WORKSHOP ON ELECTRONICS FOR LHC EXPERIMENTS, 1999, : 157 - 161
  • [6] Transient 3D Simulation of Single Event Latchup in Deep Submicron CMOS-SRAMs
    Gawlina, Y.
    Borucki, L.
    Georgakos, G.
    Wachutka, G.
    2009 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES, 2009, : 206 - +
  • [7] Design issues of deep submicron wave pipelining technology
    Lan, C
    Tang, ZM
    2001 4TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, 2001, : 62 - 66
  • [8] Process and design for ESD robustness in deep submicron CMOS technology
    Jiang, C
    Nowak, E
    Manley, M
    1996 IEEE INTERNATIONAL RELIABILITY PHYSICS PROCEEDINGS, 34TH ANNUAL, 1996, : 233 - 236
  • [9] Charge based transient current testing (CBT) for submicron CMOS SRAMs
    Alorda, B
    Rosales, M
    Soden, J
    Hawkins, C
    Segura, J
    INTERNATIONAL TEST CONFERENCE 2002, PROCEEDINGS, 2002, : 947 - 953
  • [10] A study of integration issues in shallow trench isolation for deep submicron CMOS technologies
    Chatterjee, A
    Mason, M
    Joyner, K
    Rogers, D
    Mercer, D
    Kehne, J
    Esquivel, A
    Mei, P
    Murtaza, S
    Taylor, K
    Ali, I
    Nag, S
    OBrien, S
    Ashburn, S
    Chen, IC
    MICROELECTRONIC DEVICE AND MULTILEVEL INTERCONNECTION TECHNOLOGY II, 1996, 2875 : 39 - 47
12345