High-speed multi-stage ATM switch based on hierarchical cell resequencing architecture and WDM interconnection

被引:0
|
作者
Yasukawa, S [1 ]
Yamanaka, N [1 ]
Oki, E [1 ]
Kawano, R [1 ]
机构
[1] NTT, Network Serv Syst Labs, Musashino, Tokyo 1808585, Japan
关键词
ATM; non-blocking; multi-stage switch; WDM; interconnection;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper proposesd a non-blocking multistage ATM switch based on a hierarchical-cell-resequencing (HCR) mechanism and high-speed WDM interconnection and reports on its feasibility study. In a multi-stage ATM switch, cell-based routing is effective to make the switch non-blocking, because all traffic is randomly distributed over intermediate switching stages. But due to the multi-path conditions, cells may arrive out of sequence at the output of the switching fabric. Therefore, resequencing must be performed either at each output of the final switching stage or at the output of each switching stage. The basic HCR switch performs cell resequencing in a hierarchical manner when switching cells from an input-lines to a output-line. As a result, the cell sequence in each output of the basic HCR switch is recovered. A multi-stage HCR switch is constructed by interconnecting the input-lines and output-lines of these basic HCR switches in a hierarchical manner. Therefore, the cell sequence in each final output of the switching fabric is conserved in a hierarchical manner. In this way, cell-based routing becomes possible and a multi-stage ATM switch with the HCR mechanism can achieve 100% throughput without any internal speedup techniques. Because a large-capacity multi-stage HCR switch needs a huge number of high-speed signal interconnections, a breakthrough in compact optical interconnection technology is required. Therefore, this paper proposes a WDM interconnection system with an optical router arrayed waveguide filter (AWGF) that interconnects high-speed switch elements effectively and reports its feasibility study. In this architecture, each switch element is addressed by a unique wavelength. As a result, a switch in a previous stage can transmit a cell to any switch in the next stage by only selecting its cell transmission wavelength. To make this system feasible, we developed a wide-channel-spacing optical router AWGF and compact 10-Gbit/s optical transmitter and receiver modules with a compact high-power electroabsorption distributed feedback (EA-DFB) laser and a new bit decision circuit. Using these modules, we confirmed stable operation of the WDM interconnection. This switch architecture and WDM interconnection system should enable the development of highspeed ATM switching systems that can achieve throughput of over 1 Tbit/s.
引用
收藏
页码:271 / 280
页数:10
相关论文
共 50 条
  • [1] High-speed multi-stage ATM switch based on hierarchical cell resequencing architecture and WDM interconnection
    Yasukawa, S
    Yamanaka, N
    Oki, E
    Kawano, R
    IEICE TRANSACTIONS ON ELECTRONICS, 1999, E82C (02) : 219 - 228
  • [2] Low-Latency Scalable Switch Architecture for ATM/WDM High-speed Networks
    Ushadevi, M. B.
    Mahesh, H. M.
    Ravikumar, H. M.
    ICIAS 2007: INTERNATIONAL CONFERENCE ON INTELLIGENT & ADVANCED SYSTEMS, VOLS 1-3, PROCEEDINGS, 2007, : 462 - +
  • [3] THE BARREL SWITCH - AN ATM SWITCH ARCHITECTURE FOR HIGH-SPEED SWITCHING
    SHOBATAKE, Y
    ELECTRONICS AND COMMUNICATIONS IN JAPAN PART I-COMMUNICATIONS, 1994, 77 (10): : 11 - 20
  • [4] Nonblocking multi-stage ATM switch using cell-based routing with a hierarchical cell sorting mechanism
    Santoso, David
    Yasukawa, Seisho
    Yamanaka, Naoaki
    Miki, Tetsuya
    IEEE ATM Workshop, Proceedings, 1999, : 265 - 270
  • [5] A SHARED MULTIBUFFER ARCHITECTURE FOR HIGH-SPEED ATM SWITCH LSIS
    KONDOH, H
    NOTANI, H
    YAMANAKA, H
    HIGASHITANI, K
    SAITO, H
    HAYASHI, I
    MATSUDA, Y
    OSHIMA, K
    NAKAYA, M
    IEICE TRANSACTIONS ON ELECTRONICS, 1993, E76C (07) : 1094 - 1101
  • [6] A high-speed arbitration scheme for an input buffering ATM switch architecture
    Paik, JH
    Jung, YO
    Lim, CT
    APCCAS '96 - IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS '96, 1996, : 326 - 329
  • [7] A high-speed ATM switch architecture using random access input buffers and multi-cell-time arbitration
    Kim, H
    Oh, C
    Kim, K
    GLOBECOM 97 - IEEE GLOBAL TELECOMMUNICATIONS CONFERENCE, CONFERENCE RECORD, VOLS 1-3, 1997, : 536 - 540
  • [8] A high-speed ATM switch based on scalable distributed arbitration
    Oki, E
    Yamanaka, N
    IEICE TRANSACTIONS ON COMMUNICATIONS, 1997, E80B (09) : 1372 - 1376
  • [9] A HIGH-SPEED ATM SWITCHING ARCHITECTURE USING SMALL SHARED SWITCH BLOCKS
    ENDO, K
    YAMANAKA, N
    IEICE TRANSACTIONS ON COMMUNICATIONS, 1993, E76B (07) : 736 - 740
  • [10] High-speed target multi-stage interception scheme based on game theory
    Wang, Xin
    Yan, Jie
    Meng, Tingwei
    Hangkong Xuebao/Acta Aeronautica et Astronautica Sinica, 2022, 43 (09):