High-speed multi-stage ATM switch based on hierarchical cell resequencing architecture and WDM interconnection

被引:0
|
作者
Yasukawa, S [1 ]
Yamanaka, N [1 ]
Oki, E [1 ]
Kawano, R [1 ]
机构
[1] NTT, Network Serv Syst Labs, Musashino, Tokyo 1808585, Japan
关键词
ATM; non-blocking; multi-stage switch; WDM; interconnection;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper proposesd a non-blocking multistage ATM switch based on a hierarchical-cell-resequencing (HCR) mechanism and high-speed WDM interconnection and reports on its feasibility study. In a multi-stage ATM switch, cell-based routing is effective to make the switch non-blocking, because all traffic is randomly distributed over intermediate switching stages. But due to the multi-path conditions, cells may arrive out of sequence at the output of the switching fabric. Therefore, resequencing must be performed either at each output of the final switching stage or at the output of each switching stage. The basic HCR switch performs cell resequencing in a hierarchical manner when switching cells from an input-lines to a output-line. As a result, the cell sequence in each output of the basic HCR switch is recovered. A multi-stage HCR switch is constructed by interconnecting the input-lines and output-lines of these basic HCR switches in a hierarchical manner. Therefore, the cell sequence in each final output of the switching fabric is conserved in a hierarchical manner. In this way, cell-based routing becomes possible and a multi-stage ATM switch with the HCR mechanism can achieve 100% throughput without any internal speedup techniques. Because a large-capacity multi-stage HCR switch needs a huge number of high-speed signal interconnections, a breakthrough in compact optical interconnection technology is required. Therefore, this paper proposes a WDM interconnection system with an optical router arrayed waveguide filter (AWGF) that interconnects high-speed switch elements effectively and reports its feasibility study. In this architecture, each switch element is addressed by a unique wavelength. As a result, a switch in a previous stage can transmit a cell to any switch in the next stage by only selecting its cell transmission wavelength. To make this system feasible, we developed a wide-channel-spacing optical router AWGF and compact 10-Gbit/s optical transmitter and receiver modules with a compact high-power electroabsorption distributed feedback (EA-DFB) laser and a new bit decision circuit. Using these modules, we confirmed stable operation of the WDM interconnection. This switch architecture and WDM interconnection system should enable the development of highspeed ATM switching systems that can achieve throughput of over 1 Tbit/s.
引用
收藏
页码:271 / 280
页数:10
相关论文
共 50 条
  • [31] Hierarchical multi-mode high-speed train speed controller based on H∞
    Tang, Huiyue
    Lin, Xuan
    Ge, Xuechao
    Wang, Qingyuan
    2015 IEEE 18TH INTERNATIONAL CONFERENCE ON INTELLIGENT TRANSPORTATION SYSTEMS, 2015, : 1817 - 1824
  • [32] Scalable 3-stage ATM switch architecture using optical WDM grouped links based on dynamic bandwidth sharing
    Nakai, K
    Oki, E
    Yamanaka, N
    IEICE TRANSACTIONS ON COMMUNICATIONS, 1999, E82B (02) : 265 - 270
  • [33] Scalable 3-stage ATM switch architecture using optical WDM grouped links based on dynamic bandwidth sharing
    Nakai, K
    Oki, E
    Yamanaka, N
    IEICE TRANSACTIONS ON ELECTRONICS, 1999, E82C (02): : 213 - 218
  • [34] KSMINS - KNOCKOUT SWITCH-BASED MULTISTAGE INTERCONNECTION NETWORKS FOR HIGH-SPEED PACKET-SWITCHING
    KIM, YM
    LEE, KY
    IEEE TRANSACTIONS ON COMMUNICATIONS, 1995, 43 (08) : 2391 - 2398
  • [35] A scalable hierarchical frame-based packet scheduler for large-dimension multi-stage packet switch
    Jing, ZG
    Deng, KL
    Chao, HJ
    INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATIONS AND CONTROL TECHNOLOGIES, VOL 3, PROCEEDINGS, 2004, : 75 - 79
  • [36] Multi-stage timetable rescheduling for high-speed railways: a dynamic programming approach with adaptive state generation
    Guoqi Feng
    Peng Xu
    Dongliang Cui
    Xuewu Dai
    Hui Liu
    Qi Zhang
    Complex & Intelligent Systems, 2021, 7 : 1407 - 1428
  • [37] Multi-stage timetable rescheduling for high-speed railways: a dynamic programming approach with adaptive state generation
    Feng, Guoqi
    Xu, Peng
    Cui, Dongliang
    Dai, Xuewu
    Liu, Hui
    Zhang, Qi
    COMPLEX & INTELLIGENT SYSTEMS, 2021, 7 (03) : 1407 - 1428
  • [38] High-Speed Three-Dimensional Aerial Vehicle Evasion Based on a Multi-Stage Dueling Deep Q-Network
    Yang, Yefeng
    Huang, Tao
    Wang, Xinxin
    Wen, Chih-Yung
    Huang, Xianlin
    AEROSPACE, 2022, 9 (11)
  • [39] OPTIMA: Scalable, multi-stage, 640-Gbit/s ATM switching system based on advanced electronic and optical WDM technologies
    Yamanaka, N
    Oki, E
    Yasukawa, S
    Kawano, R
    Okazaki, K
    IEICE TRANSACTIONS ON COMMUNICATIONS, 2000, E83B (07) : 1488 - 1496
  • [40] Velocity Measurement of Blast Furnace Molten Iron Based on Local Multi-Feature Correction Using Multi-Stage Filtered High-Speed Camera
    He, Lei
    Jiang, Zhaohui
    Chen, Zhipeng
    Gui, Weihua
    Xie, Yongfang
    IEEE SENSORS JOURNAL, 2020, 20 (19) : 11537 - 11548