High-speed multi-stage ATM switch based on hierarchical cell resequencing architecture and WDM interconnection

被引:0
|
作者
Yasukawa, S [1 ]
Yamanaka, N [1 ]
Oki, E [1 ]
Kawano, R [1 ]
机构
[1] NTT, Network Serv Syst Labs, Musashino, Tokyo 1808585, Japan
关键词
ATM; non-blocking; multi-stage switch; WDM; interconnection;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper proposesd a non-blocking multistage ATM switch based on a hierarchical-cell-resequencing (HCR) mechanism and high-speed WDM interconnection and reports on its feasibility study. In a multi-stage ATM switch, cell-based routing is effective to make the switch non-blocking, because all traffic is randomly distributed over intermediate switching stages. But due to the multi-path conditions, cells may arrive out of sequence at the output of the switching fabric. Therefore, resequencing must be performed either at each output of the final switching stage or at the output of each switching stage. The basic HCR switch performs cell resequencing in a hierarchical manner when switching cells from an input-lines to a output-line. As a result, the cell sequence in each output of the basic HCR switch is recovered. A multi-stage HCR switch is constructed by interconnecting the input-lines and output-lines of these basic HCR switches in a hierarchical manner. Therefore, the cell sequence in each final output of the switching fabric is conserved in a hierarchical manner. In this way, cell-based routing becomes possible and a multi-stage ATM switch with the HCR mechanism can achieve 100% throughput without any internal speedup techniques. Because a large-capacity multi-stage HCR switch needs a huge number of high-speed signal interconnections, a breakthrough in compact optical interconnection technology is required. Therefore, this paper proposes a WDM interconnection system with an optical router arrayed waveguide filter (AWGF) that interconnects high-speed switch elements effectively and reports its feasibility study. In this architecture, each switch element is addressed by a unique wavelength. As a result, a switch in a previous stage can transmit a cell to any switch in the next stage by only selecting its cell transmission wavelength. To make this system feasible, we developed a wide-channel-spacing optical router AWGF and compact 10-Gbit/s optical transmitter and receiver modules with a compact high-power electroabsorption distributed feedback (EA-DFB) laser and a new bit decision circuit. Using these modules, we confirmed stable operation of the WDM interconnection. This switch architecture and WDM interconnection system should enable the development of highspeed ATM switching systems that can achieve throughput of over 1 Tbit/s.
引用
收藏
页码:271 / 280
页数:10
相关论文
共 50 条
  • [41] Do high-speed railways accelerate urban land expansion in China? A study based on the multi-stage difference-in-differences model
    Zhu, Xinhua
    Qian, Tiannan
    Wei, Yigang
    SOCIO-ECONOMIC PLANNING SCIENCES, 2020, 71
  • [42] High-speed target tracking system based on multi-interconnection heterogeneous processor and multi-descriptor algorithm
    Jiaqing Wang
    Yongxing Yang
    Liyuan Liu
    Nanjian Wu
    Science China Information Sciences, 2019, 62
  • [43] High-speed target tracking system based on multi-interconnection heterogeneous processor and multi-descriptor algorithm
    Jiaqing WANG
    Yongxing YANG
    Liyuan LIU
    Nanjian WU
    ScienceChina(InformationSciences), 2019, 62 (06) : 168 - 170
  • [44] High-speed target tracking system based on multi-interconnection heterogeneous processor and multi-descriptor algorithm
    Wang, Jiaqing
    Yang, Yongxing
    Liu, Liyuan
    Wu, Nanjian
    SCIENCE CHINA-INFORMATION SCIENCES, 2019, 62 (06)
  • [45] A High-Speed Digital Signal Hierarchical Parallel Processing Architecture Based on CPU-GPU Platform
    Yan Di
    Shuai Weiyi
    Sun Ke
    Li Zibo
    2017 17TH IEEE INTERNATIONAL CONFERENCE ON COMMUNICATION TECHNOLOGY (ICCT 2017), 2017, : 355 - 358
  • [46] A multi-page cell architecture for high-speed programming multi-level NAND flash memories
    Takeuchi, K
    Tanaka, T
    Tanzawa, T
    1997 SYMPOSIUM ON VLSI CIRCUITS: DIGEST OF TECHNICAL PAPERS, 1997, : 67 - 68
  • [47] High-Speed Fabrication of Clear Transparent Cellulose Nanopaper by Applying Humidity-Controlled Multi-Stage Drying Method
    Li, Chenyang
    Kasuga, Takaaki
    Uetani, Kojiro
    Koga, Hirotaka
    Nogi, Masaya
    NANOMATERIALS, 2020, 10 (11) : 1 - 10
  • [48] Low-Noise Broadband CMOS TIA Based on Multi-Stage Stagger-Tuned Amplifier for High-Speed High-Sensitivity Optical Communication
    Li, Dan
    Liu, Ming
    Gao, Shengwei
    Shi, Yongjun
    Zhang, Yihua
    Li, Zhiyong
    Chiang, Patrick Yin
    Maloberti, Franco
    Geng, Li
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2019, 66 (10) : 3676 - 3689
  • [49] A Multi-mode Multi-band and Multi-system-based Access Architecture for High-speed Railways
    Zhang, Jia-Yi
    Tan, Zhen-Hui
    Zhong, Zhang-Dui
    Kong, Yong
    2010 IEEE 72ND VEHICULAR TECHNOLOGY CONFERENCE FALL, 2010,
  • [50] Performance Analysis of High-speed Multi-Rail Data Transmission on SMP based Architecture
    Tsutsui, Akihiro
    Obana, Kazuaki
    Takizawa, Makoto
    2008 14TH ASIA-PACIFIC CONFERENCE ON COMMUNICATIONS, (APCC), VOLS 1 AND 2, 2008, : 872 - +