High Speed VLSI Architecture Design Using FFT for 5G Communications

被引：0

作者：

Devi, P. Lakshmi ^{[1
]}

Malipatil, Somashekhar ^{[2
]}

Surekha, P. S. ^{[2
]}

机构：

[1] St Peeters Engn Coll A, Dept Elect & Commun Engn, Hyderabad, Telangana, India

[2] Malla Reddy Engn Coll & Management Sci, Dept Elect & Commun Engn, Medchal, Telangana, India

来源：

INVENTIVE COMPUTATION AND INFORMATION TECHNOLOGIES, ICICIT 2021 | 2022年 / 336卷

关键词：

Coordinate rotation digital computer (CORDIC); FFT; DFT; Xilinx ISE 14.7; Verilog; 5G; VLSI; PROCESSOR;

D O I：

10.1007/978-981-16-6723-7_22

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

A high speed FFT processor is designed supporting 16- to 4096-point FFTs and 12- to 2400-point DFTs for 5G, WLAN. The processor is designed for high speed applications and source code is written in Verilog. Synthesis and simulation is done in Xilinx ISE 14.7. The power dissipation is minimized (20.3 mW) and delay is 9.539 ns and further extension is done using CORDIC processor delay is 7.55 ns. In this paper, high speed VLSI Architecture designed using FFT for 5G Communications. The proposed results are compared with the existed work.

引用

页码：297 / 304

页数：8

共 50 条

[31] An Overview of High Speed Streaming in 5G
Shrama, Laxmi
Javali, Abhishek
Routray, Sudhir K.
PROCEEDINGS OF THE 5TH INTERNATIONAL CONFERENCE ON INVENTIVE COMPUTATION TECHNOLOGIES (ICICT-2020), 2020, : 557 - 562
[32] Components for High Speed 5G Access
Debregeas, H.
Borkowski, R.
Bonk, R.
Pfeiffer, Th.
Lelarge, F.
Achouche, M.
2018 OPTICAL FIBER COMMUNICATIONS CONFERENCE AND EXPOSITION (OFC), 2018,
[33] Design of an efficient high-speed VLSI architecture for WLAN MODEM
Ryu, S
Eun, SY
Sunwoo, MH
40TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 1998, : 1382 - 1385
[34] Low Latency IDMA With Interleaved Domain Architecture for 5G Communications
Tran Thi Thao Nguyen
Lanante, Leonardo
Yoshizawa, Shingo
Ochi, Hiroshi
IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, 2017, 7 (04) : 582 - 593
[35] mCRAN: A Radio Access Network Architecture for 5G Indoor Communications
Chandra, Kishor
Cao, Zizheng
Bruintjes, T. M.
Prasad, R. Venkatesha
Karagiannis, G.
Tangdiongga, Eduward
van den Boom, H. P. A.
Kokkeler, A. B. J.
2015 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATION WORKSHOP (ICCW), 2015, : 300 - 305
[36] 5G COMMUNICATIONS RACE
Al-Dulaimi, Anwer
Al-Rubaye, Saba
Ni, Qiang
Sousa, Elvino
IEEE VEHICULAR TECHNOLOGY MAGAZINE, 2015, 10 (01): : 43 - 51
[37] SATELLITE COMMUNICATIONS AND 5G
Fitch, Michael
Evans, Barry
Journal of the Institute of Telecommunications Professionals, 2021, 15 (Part 3): : 22 - 28
[38] 5G for Vehicular Communications
Shah, Syed Adeel Ali
Ahmed, Ejaz
Imran, Muhammad
Zeadally, Sherali
IEEE COMMUNICATIONS MAGAZINE, 2018, 56 (01) : 111 - 117
[39] Design of new DSP instructions and their hardware architecture for high-speed FFT
Lee, JS
Sunwoo, MH
JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2003, 33 (03): : 247 - 254
[40] Design of Slotted Microstrip Patch Antenna for 5G Communications
Krishna, C., V
Rohit, H. R.
Shanthi, P.
INNOVATIVE DATA COMMUNICATION TECHNOLOGIES AND APPLICATION, 2020, 46 : 134 - 139

← 1 2 3 4 5 →