KnapBind: An area-efficient binding algorithm for low-leakage datapaths

被引:14
|
作者
Gopalakrishnan, C [1 ]
Katkoori, S [1 ]
机构
[1] Univ S Florida, Dept Comp Sci & Engn, Tampa, FL 33620 USA
关键词
D O I
10.1109/ICCD.2003.1240935
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Low leakage power datapaths can be synthesized using Multi-Threshold CMOS (MTCMOS) modules. MTCMOS modules can be turned ON or OFF, using sleep signals. The controller in a digital system can be automatically synthesized to generate these sleep signals to turn OFF idle modules, thus minimizing leakage power In order to sustain performance, the sleep transistor needs to be sized to large widths. This leads to a significant area overhead. In this work, we propose a binding algorithm, based on the 0-1 Knapsack algorithm, to selectively bind modules in a datapath to MTCMOS modules, achieving the optimizing leakage power within a given area constraint. We present results for five data dominated DSP circuits, at 100nm technology node.
引用
收藏
页码:430 / 435
页数:6
相关论文
共 50 条
  • [42] Low-energy and area-efficient switching scheme for SAR A/D converter
    X. Y. Tong
    W. P. Zhang
    F. X. Li
    Analog Integrated Circuits and Signal Processing, 2014, 80 : 153 - 157
  • [43] Generalized low-error area-efficient fixed-width multipliers
    Van, LD
    Yang, CC
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2005, 52 (08) : 1608 - 1619
  • [44] A LOW-POWER, AREA-EFFICIENT DIGITAL-FILTER FOR DECIMATION AND INTERPOLATION
    BRANDT, BP
    WOOLEY, BA
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1994, 29 (06) : 679 - 687
  • [45] Area-Efficient Low-Cost Low-Dropout Regulators Using MOS Capacitors
    Aminzadeh, Hamed
    Lotfi, Reza
    Mafinezhad, Khalil
    2008 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, 2008, : 29 - 32
  • [46] Low-energy and area-efficient switching scheme for SAR A/D converter
    Tong, X. Y.
    Zhang, W. P.
    Li, F. X.
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2014, 80 (01) : 153 - 157
  • [47] An Area-Efficient TMR Architecture Inspired From Fast FIR Algorithm for Fault Tolerance
    Deepa, M.
    Augusta Sophy Beulet, P.
    IEEE ACCESS, 2024, 12 : 177663 - 177673
  • [48] A Low-Offset Dynamic Comparator with Area-Efficient and Low-Power Offset Cancellation
    Zhong, Xiaopeng
    Bermak, Amine
    Tsui, Chi-Ying
    2017 IFIP/IEEE INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2017, : 148 - 153
  • [49] Low-cost area-efficient low-dropout regulators using MOSFET capacitors
    Aminzadeh, Hamed
    Lotfi, Reza
    Mafinezhad, Khalil
    IEICE ELECTRONICS EXPRESS, 2008, 5 (16) : 610 - 616
  • [50] Novel Approaches to Low Leakage and Area Efficient VLSI Design
    Izma, Tajrian
    Barua, Parag
    Rahman, Md. Rejaur
    Sengupta, Prianka
    Iskam, M. S.
    2012 INTERNATIONAL CONFERENCE ON INFORMATICS, ELECTRONICS & VISION (ICIEV), 2012, : 316 - 319