Design and FPGA implementation of a new approximation for PAPR reduction

被引:5
|
作者
Louliej, Abdelhamid [1 ]
Jabrane, Younes [1 ]
Zhu, Wei-Ping [2 ]
机构
[1] Cadi Ayyad Univ, Natl Sch Appl Sci Marrakech, GECOS Lab, Marrakech, Morocco
[2] Concordia Univ, ECE Dept, DSP Lab, Montreal, PQ, Canada
关键词
OFDM; PAPR; Multilayer perceptron; Neural networks; Radial basis function; FPGA; TRANSMISSION; OFDM;
D O I
10.1016/j.aeue.2018.07.019
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
One of the main drawbacks of orthogonal frequency division multiplexing (OFDM) is its sensitivity to the peak to-average power ratio (PAPR). To address this issue, a novel and efficient scheme based on multilayer perceptron (MLP) neural networks (NN) using radial basis function is proposed and implemented on FPGA. The proposed solution offers good performance as compared to previous algorithms in iterations, much lower complexity and low error rate. For a precise and less complex implementation of radial basis function, a novel approximation of the exponential function using Taylor series is proposed, implemented on FPGA and compared with Altera intellectual property core (IP core). It is shown that, the proposed approximation offers minimal resource consumption. In particular, we note a reduction of 9% and 6% in the use of lookup tables and DSP blocs.
引用
收藏
页码:253 / 261
页数:9
相关论文
共 50 条
  • [31] New Companding Transform for PAPR Reduction in OFDM
    Jiang, Yuan
    IEEE COMMUNICATIONS LETTERS, 2010, 14 (04) : 282 - 284
  • [32] Design and FPGA Implementation of New Multidimensional Chaotic Map for Secure Communication
    Bouteghrine, Belqassim
    Tanougast, Camel
    Sadoudi, Said
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2021, 30 (15)
  • [33] Design and implementation of SDI based on FPGA
    Niu Li-pi
    Jiang Xiu-hua
    Shi Dong-xin
    Zhang Wen-hui
    2010 INTERNATIONAL CONFERENCE ON NETWORKING AND INFORMATION TECHNOLOGY (ICNIT 2010), 2010, : 429 - 431
  • [34] Design and implementation of ATM NIC in FPGA
    Reddipalli, V
    Padala, SP
    Patel, P
    COMPUTER APPLICATIONS IN INDUSTRY AND ENGINEERING, 2002, : 193 - 196
  • [35] Design and Implementation of a QoS Router on FPGA
    Zheng, Guohai
    Gu, Huaxi
    Yang, Yintang
    Du, Keming
    Xu, Shilong
    2011 INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND NETWORK TECHNOLOGY (ICCSNT), VOLS 1-4, 2012, : 1837 - 1840
  • [36] Design and Implementation of Phase Detector on FPGA
    Kumar, Praveen
    Kumar, Vishal
    Pratap, Rajendra
    2017 6TH INTERNATIONAL CONFERENCE ON COMPUTER APPLICATIONS IN ELECTRICAL ENGINEERING - RECENT ADVANCES (CERA), 2017, : 108 - 110
  • [37] Comparison of FPGA implementation of the mod M reduction
    Deschamps, J. -P.
    Sutter, G.
    LATIN AMERICAN APPLIED RESEARCH, 2007, 37 (01) : 93 - 97
  • [38] Design and Implementation of a SNTP Client on FPGA
    Viejo, J.
    Juan, J.
    Bellido, M. J.
    Ostua, E.
    Millan, A.
    Ruiz-de-Clavijo, P.
    Munoz, A.
    Guerrero, D.
    2008 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS, VOLS 1-5, 2008, : 1975 - 1979
  • [39] AN AUTOMATIC FPGA DESIGN AND IMPLEMENTATION FRAMEWORK
    Zhao, Qian
    Amagasaki, Motoki
    Iida, Masahiro
    Kuga, Morihiro
    Sueyoshi, Toshinori
    2013 23RD INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS (FPL 2013) PROCEEDINGS, 2013,
  • [40] Design and Implementation of Asynchronous Processor on FPGA
    Shin, Ziho
    Oh, Myeong-Hoon
    IEEE ACCESS, 2022, 10 : 118370 - 118379