Design and FPGA implementation of a new approximation for PAPR reduction

被引:5
|
作者
Louliej, Abdelhamid [1 ]
Jabrane, Younes [1 ]
Zhu, Wei-Ping [2 ]
机构
[1] Cadi Ayyad Univ, Natl Sch Appl Sci Marrakech, GECOS Lab, Marrakech, Morocco
[2] Concordia Univ, ECE Dept, DSP Lab, Montreal, PQ, Canada
关键词
OFDM; PAPR; Multilayer perceptron; Neural networks; Radial basis function; FPGA; TRANSMISSION; OFDM;
D O I
10.1016/j.aeue.2018.07.019
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
One of the main drawbacks of orthogonal frequency division multiplexing (OFDM) is its sensitivity to the peak to-average power ratio (PAPR). To address this issue, a novel and efficient scheme based on multilayer perceptron (MLP) neural networks (NN) using radial basis function is proposed and implemented on FPGA. The proposed solution offers good performance as compared to previous algorithms in iterations, much lower complexity and low error rate. For a precise and less complex implementation of radial basis function, a novel approximation of the exponential function using Taylor series is proposed, implemented on FPGA and compared with Altera intellectual property core (IP core). It is shown that, the proposed approximation offers minimal resource consumption. In particular, we note a reduction of 9% and 6% in the use of lookup tables and DSP blocs.
引用
收藏
页码:253 / 261
页数:9
相关论文
共 50 条
  • [21] Implementation of PAPR Reduction Method in OFDM with Clipping & Amplification
    Inamdar, Asma S.
    Laturkar, A. P.
    2012 INTERNATIONAL CONFERENCE ON RADAR, COMMUNICATION AND COMPUTING (ICRCC), 2012, : 289 - 292
  • [22] An efficient designed prototype technique for OFDM PAPR reduction using FPGA
    Saad, W.
    El-Fishawy, N.
    El-Rabaie, S.
    Shokair, M.
    INTERNATIONAL JOURNAL OF COMMUNICATION SYSTEMS, 2014, 27 (10) : 1491 - 1504
  • [23] Design of the New Classic and Quantum Chaotic Maps and Implementation on FPGA
    Yalcin, Berna Ors
    Hematpour, Nafiseh
    Faruk Birgul, Omer
    ARABIAN JOURNAL FOR SCIENCE AND ENGINEERING, 2025,
  • [24] A New Recursive Trigonometric Technique for FPGA-Design Implementation
    Xing, Xing
    Wang, Wilson
    SENSORS, 2023, 23 (07)
  • [25] An Efficient FPGA Design and Performance Testing of the ACE Algorithm for PAPR Reduction in DVB-T2 Systems
    Zheng, Zhi
    Li, Guangjun
    IEEE TRANSACTIONS ON BROADCASTING, 2017, 63 (01) : 134 - 143
  • [26] Design and implementation of emulator on FPGA
    Hayama, Kiyoteru
    Matsumoto, Tsutomu
    Shimada, Yasuyuki
    2007 IEEE INTERNATIONAL CONFERENCE ON MECHATRONICS, 2007, : 67 - +
  • [27] ADPLL Design and Implementation on FPGA
    KusumLata
    Kumar, Manoj
    2013 INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS AND SIGNAL PROCESSING (ISSP), 2013, : 272 - 277
  • [28] DESIGN AND IMPLEMENTATION OF AN FPGA TRANSPONDER
    TAN, BH
    TAN, E
    LAU, KT
    MAR, SC
    MICROPROCESSORS AND MICROSYSTEMS, 1995, 19 (05) : 255 - 259
  • [29] PAPR reduction for COFDM with Golay coding scheme and system implementation
    Broadband Wireless Communications Laboratory, Research Inst. of Information Science, Xidian Univ., Xi'an 710071, China
    Xi'an Dianzi Keji Daxue Xuebao, 2006, 3 (347-351):
  • [30] A new way of PAPR reduction for OFDM system
    Hou, Yafei
    Hase, Tomohiro
    2008 IEEE INTERNATIONAL SYMPOSIUM ON CONSUMER ELECTRONICS, VOLS 1 AND 2, 2008, : 586 - +