Accelerating embedded applications using dynamically reconfigurable hardware and evolutionary algorithms

被引：1
|
作者：
Harkin, J [1 ]
McGinnity, TM [1 ]
Maguire, LP [1 ]
机构：
[1] Univ Ulster, Magee Coll, Fac Engn, Intelligent Syst Engn Lab, Derry BT48 7JL, North Ireland
来源：
2000 IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS | 2000年
关键词：
D O I：
10.1109/FPGA.2000.903436
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this paper the authors propose an Evolutionary Algorithm (EA) approach to hardware-software partitioning and performance estimation of dynamically reconfigurable embedded systems. A demonstrative application is used to show the effectiveness of the use of GAs to achieve hardware-software partitions with maximum speedup.
引用
收藏
页码：321 / 322
页数：2
相关论文
共 50 条
  • [31] A technique for specifying dynamically Reconfigurable Embedded Systems
    Rawashdeh, Osamah A.
    Lumpp, James E., Jr.
    2005 IEEE Aerospace Conference, Vols 1-4, 2005, : 2595 - 2605
  • [32] Design and optimization of dynamically reconfigurable embedded systems
    Mei, BF
    Vernalde, S
    De Man, H
    Lauwereins, R
    ERSA 2001: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON ENGINEERING OF RECONFIGURABLE SYSTEMS AND ALGORITHMS, 2001, : 78 - 84
  • [33] A mechanism for communicating in dynamically reconfigurable embedded systems
    Hassani, M
    Stewart, DB
    1997 HIGH-ASSURANCE ENGINEERING WORKSHOP - PROCEEDINGS, 1997, : 215 - 220
  • [34] Partitioning methodology for dynamically reconfigurable embedded systems
    Harkin, J
    McGinnity, TM
    Maguire, LP
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2000, 147 (06): : 391 - 396
  • [35] Cytocomputation in a biologically inspired, dynamically reconfigurable hardware platform
    Parra-Plaza, J. A.
    Upegui, A.
    Velasco-Medina, J.
    2009 IEEE CONGRESS ON EVOLUTIONARY COMPUTATION, VOLS 1-5, 2009, : 150 - +
  • [36] Low Power Encoding Techniques for Dynamically Reconfigurable Hardware
    Claudia Kretzschmar
    Robert Siegmund
    Dietmar Müller
    The Journal of Supercomputing, 2003, 26 : 185 - 203
  • [37] Fast Integration of Hardware Accelerators for Dynamically Reconfigurable Architecture
    Foucher, Clement
    Muller, Fabrice
    Giulieri, Alain
    2012 7TH INTERNATIONAL WORKSHOP ON RECONFIGURABLE AND COMMUNICATION-CENTRIC SYSTEMS-ON-CHIP (RECOSOC), 2012,
  • [38] Hardware-software bipartitioning for dynamically reconfigurable systems
    Rakhmatov, DN
    Vrudhula, SBK
    CODES 2002: PROCEEDINGS OF THE TENTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, 2002, : 145 - 150
  • [39] Dynamically reconfigurable hardware for digital controllers in mechatronic systems
    Paiz, C
    Kettelhoit, B
    Klassen, A
    Porrmann, M
    2005 IEEE INTERNATIONAL CONFERENCE ON MECHATRONICS, 2005, : 675 - 680
  • [40] Hardware partitioning software for dynamically reconfigurable SoC design
    Brunet, P
    Tanougast, C
    Berviller, Y
    Weber, S
    3RD IEEE INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, 2003, : 106 - 111
12345