Accelerating embedded applications using dynamically reconfigurable hardware and evolutionary algorithms

被引：1
|
作者：
Harkin, J [1 ]
McGinnity, TM [1 ]
Maguire, LP [1 ]
机构：
[1] Univ Ulster, Magee Coll, Fac Engn, Intelligent Syst Engn Lab, Derry BT48 7JL, North Ireland
来源：
2000 IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS | 2000年
关键词：
D O I：
10.1109/FPGA.2000.903436
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this paper the authors propose an Evolutionary Algorithm (EA) approach to hardware-software partitioning and performance estimation of dynamically reconfigurable embedded systems. A demonstrative application is used to show the effectiveness of the use of GAs to achieve hardware-software partitions with maximum speedup.
引用
收藏
页码：321 / 322
页数：2
相关论文
共 50 条
  • [41] Hardware partitioning software for dynamically reconfigurable SoC design
    Brunet, P
    Tanougast, C
    Berviller, Y
    Weber, S
    3RD IEEE INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, 2003, : 106 - 111
  • [42] A Dynamically Reconfigurable BbNN Architecture for Scalable Neuroevolution in Hardware
    Garcia, Alberto
    Zamacola, Rafael
    Otero, Andres
    de la Torre, Eduardo
    ELECTRONICS, 2020, 9 (05)
  • [43] Dynamically reconfigurable hardware for autonomous mini-robots
    Paiz, Carlos
    Chinapirom, Teerapat
    Witkowski, Ulf
    Porrmann, Mario
    IECON 2006 - 32ND ANNUAL CONFERENCE ON IEEE INDUSTRIAL ELECTRONICS, VOLS 1-11, 2006, : 4692 - +
  • [44] A virtual hardware system on a dynamically reconfigurable logic device
    Shibata, Y
    Uno, M
    Amano, H
    Furuta, K
    Fujii, T
    Motomura, M
    2000 IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2000, : 295 - 296
  • [45] A dynamically reconfigurable hardware-based cipher chip
    Mitsuyama, Y
    Andales, Z
    Onoye, T
    Shirakawa, I
    PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, 2001, : 11 - 12
  • [46] Dynamically swappable hardware design in partially reconfigurable systems
    Huang, Chun-Hsian
    Shih, Kai-Jung
    Lin, Chao-Sheng
    Chang, Shih-Shiue
    Hsiung, Pao-Ann
    2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 2742 - 2745
  • [47] Low power encoding techniques for dynamically reconfigurable hardware
    Kretzschmar, C
    Siegmund, R
    Müller, D
    JOURNAL OF SUPERCOMPUTING, 2003, 26 (02): : 185 - 203
  • [48] Hardware Resource Virtualization for Dynamically Partially Reconfigurable Systems
    Huang, Chun-Hsian
    Hsiung, Pao-Ann
    IEEE EMBEDDED SYSTEMS LETTERS, 2009, 1 (01) : 19 - 23
  • [49] Accelerating the Viterbi algorithm for Profile Hidden Markov Models using reconfigurable hardware
    Oliver, Timothy F.
    Schmidt, Bertil
    Jakop, Yanto
    Maskell, Douglas L.
    COMPUTATIONAL SCIENCE - ICCS 2006, PT 1, PROCEEDINGS, 2006, 3991 : 522 - 529
  • [50] Accelerating Fixed-Point Simulations Using Width Reconfigurable Hardware Architectures
    Shahin, Keyvan
    Huebner, Michael
    2021 31ST INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS (FPL 2021), 2021, : 275 - 276
12345