Universal Rules Guided Design Parameter Selection for Soft Error Resilient Processors

被引:0
|
作者
Duan, Lide [1 ]
Zhang, Ying [1 ]
Li, Bin [2 ]
Peng, Lu [1 ]
机构
[1] Louisiana State Univ, Dept Elect & Comp Engn, Baton Rouge, LA 70803 USA
[2] Louisiana State Univ, Dept Expt Stat, Baton Rouge, LA 70803 USA
关键词
error; architectural vulnerability factor; cross-program; design parameter selection; multi-objective optimization;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
High-performance processors suffer from soft error vulnerability due to the increasing on-chip transistor density, shrinking processor feature size, lower threshold voltage, etc. In this paper, we propose to use a rule search strategy, i.e. Patient Rule Induction Method (PRIM), to optimize processor soft error robustness. By exploring a huge microarchitectural design space on the Architectural Vulnerability Factor (AVF), we are capable of generating a set of selective rules on key design parameters. Applying these rules at early design stage effectively identifies the configurations that are inherently reliable to soft errors. Furthermore, we propose a generic approach capable of generating a set of "universal" rules that achieves the optimization of the output variable for different programs in execution. The effectiveness of the universal rule set is validated on programs that are not used in training. This cross-program capability is very useful in the era of multi-threading. Finally, the proposed scheme is extended to multiprocessors where multiple design metrics including reliability, performance and power are balanced. Our proposed methodology is able to generate quantitative and universal solutions for both uniprocessors and multiprocessors.
引用
收藏
页码:247 / 256
页数:10
相关论文
共 23 条
  • [1] Comprehensive and Efficient Design Parameter Selection for Soft Error Resilient Processors via Universal Rules
    Duan, Lide
    Zhang, Ying
    Li, Bin
    Peng, Lu
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2014, 63 (09) : 2201 - 2214
  • [2] Design configuration selection for hard-error reliable processors via statistical rules
    Zhang, Ying
    Duan, Lide
    Li, Bin
    Peng, Lu
    Fu, Xin
    [J]. MICROPROCESSORS AND MICROSYSTEMS, 2014, 38 (01) : 22 - 30
  • [3] SERL: Soft Error Resilient Latch Design
    Chang, Chun-Wei
    Huang, Hsuan-Ming
    Lin, Yuwen
    Wen, Charles H. -P.
    [J]. 2016 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2016,
  • [4] Soft error resilient system design through error correction
    Mitra, Subhasish
    Zhang, Ming
    Seifert, Norbert
    Mak, T. M.
    Kim, Kee Sup
    [J]. VLSI-SOC: RESEARCH TRENDS IN VLSI AND SYSTEMS ON CHIP, 2008, : 143 - +
  • [5] Soft error resilient system design through error correction
    Mitra, Subhasish
    Zhang, Ming
    Seifert, Norbert
    Mak, T. M.
    Kim, Kee Sup
    [J]. IFIP VLSI-SOC 2006: IFIP WG 10.5 INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION & SYSTEM-ON-CHIP, 2006, : 332 - +
  • [6] Error Resilient Transformers: A Novel Soft Error Vulnerability Guided Approach to Error Checking and Suppression
    Ma, Kwondo
    Amarnath, Chandramouli
    Chatterjee, Abhijit
    [J]. 2023 IEEE EUROPEAN TEST SYMPOSIUM, ETS, 2023,
  • [7] Design of Soft Error Tolerance Technique for FPGA Based Soft core Processors
    Safarulla, Ishan M.
    Manilal, Karthika
    [J]. 2014 INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATION CONTROL AND COMPUTING TECHNOLOGIES (ICACCCT), 2014, : 1036 - 1040
  • [8] A Soft Error Resilient Low Leakage SRAM Cell Design
    Adithyalal, P. M.
    Balachandran, Shankar
    Singh, Virendra
    [J]. 2015 IEEE 24TH ASIAN TEST SYMPOSIUM (ATS), 2015, : 133 - 138
  • [9] Design Framework for Soft-Error-Resilient Sequential Cells
    Lee, Hsiao-Heng Kelin
    Lilja, Klas
    Bounasser, Mounaim
    Linscott, Ivan
    Inan, Umran
    [J]. IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2011, 58 (06) : 3026 - 3032
  • [10] Parameter Selection Rules for Error Separation by Multi-probe Method
    Zhang, L.
    Yang, X. M.
    Ba, L.
    Zhang, Y.
    [J]. SURFACE FINISHING TECHNOLOGY AND SURFACE ENGINEERING, 2008, 53-54 : 421 - +