共 23 条
- [3] SERL: Soft Error Resilient Latch Design [J]. 2016 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2016,
- [4] Soft error resilient system design through error correction [J]. VLSI-SOC: RESEARCH TRENDS IN VLSI AND SYSTEMS ON CHIP, 2008, : 143 - +
- [5] Soft error resilient system design through error correction [J]. IFIP VLSI-SOC 2006: IFIP WG 10.5 INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION & SYSTEM-ON-CHIP, 2006, : 332 - +
- [6] Error Resilient Transformers: A Novel Soft Error Vulnerability Guided Approach to Error Checking and Suppression [J]. 2023 IEEE EUROPEAN TEST SYMPOSIUM, ETS, 2023,
- [7] Design of Soft Error Tolerance Technique for FPGA Based Soft core Processors [J]. 2014 INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATION CONTROL AND COMPUTING TECHNOLOGIES (ICACCCT), 2014, : 1036 - 1040
- [8] A Soft Error Resilient Low Leakage SRAM Cell Design [J]. 2015 IEEE 24TH ASIAN TEST SYMPOSIUM (ATS), 2015, : 133 - 138
- [10] Parameter Selection Rules for Error Separation by Multi-probe Method [J]. SURFACE FINISHING TECHNOLOGY AND SURFACE ENGINEERING, 2008, 53-54 : 421 - +