共 23 条
- [11] Design for a Soft Error Resilient Dynamic Task-based Runtime [J]. 2015 IEEE 29TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM (IPDPS), 2015, : 765 - 774
- [12] Formal Verification Guided Automatic Design Error Diagnosis and Correction of Complex Processors [J]. 2011 IEEE INTERNATIONAL HIGH LEVEL DESIGN VALIDATION AND TEST WORKSHOP (HLDVT), 2011, : 121 - 127
- [13] Formal equivalence checking guided soft error vulnerable spots selection [J]. Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics, 2011, 23 (03): : 465 - 470
- [15] Exploiting soft redundancy for error-resilient on-chip memory design [J]. IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, ICCAD, 2006, : 703 - +
- [16] LEAP: Layout Design through Error-Aware Transistor Positioning for Soft-Error Resilient Sequential Cell Design [J]. 2010 INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, 2010, : 203 - 212
- [17] Design of soft error resilient linear digital filters using checksum-based Probabilistic error correction [J]. 24TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2006, : 208 - +
- [18] Bit Allocation and Encoding Parameter Selection for Rate-Controlled Error Resilient HEVC Video Encoding [J]. 2018 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS (ICCE), 2018,
- [20] A Fast and Accurate Multi-Cycle Soft Error Rate Estimation Approach to Resilient Embedded Systems Design [J]. 2010 IEEE-IFIP INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS DSN, 2010, : 131 - 140