Predictive 3-D Modeling of Parasitic Gate Capacitance in Gate-all-Around Cylindrical Silicon Nanowire MOSFETs (vol 59, pg 3, 2012)

被引：3
|
作者：
Zou, Jibin
Xu, Qiumin
Luo, Jieying
Wang, Runsheng
Huang, Ru
Wang, Yangyuan
机构：
来源：
IEEE TRANSACTIONS ON ELECTRON DEVICES | 2012年 / 59卷 / 03期
关键词：
D O I：
10.1109/TED.2011.2178417
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：867 / 867
页数：1
相关论文
共 50 条
  • [21] Simulation of flicker noise in gate-all-around Silicon Nanowire MOSFETs including interface traps
    Anandan, P.
    Nithya, A.
    Mohankumar, N.
    [J]. MICROELECTRONICS RELIABILITY, 2014, 54 (12) : 2723 - 2727
  • [22] Density scaling with gate-all-around silicon nanowire MOSFETs for the 10 nm node and beyond
    Bangsaruntip, S.
    Balakrishnan, K.
    Cheng, S. -L.
    Chang, J.
    Brink, M.
    Lauer, I.
    Bruce, R. L.
    Engelmann, S. U.
    Pyzyna, A.
    Cohen, G. M.
    Gignac, L. M.
    Breslin, C. M.
    Newbury, J. S.
    Klaus, D. P.
    Majumdar, A.
    Sleight, J. W.
    Guillorn, M. A.
    [J]. 2013 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2013,
  • [23] Wire width dependence of hot carrier degradation in silicon nanowire gate-all-around MOSFETs
    Choi, Jin Hyung
    Park, Jong Tae
    [J]. MICROELECTRONICS RELIABILITY, 2015, 55 (9-10) : 1438 - 1441
  • [24] 6-T SRAM Cell Design with Gate-All-Around Silicon Nanowire MOSFETs
    Liao, Yi-Bo
    Chiang, Meng-Hsueh
    Damrongplasit, Nattapol
    Liu, Tsu-Jae King
    Hsu, Wei-Chou
    [J]. 2013 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS (VLSI-TSA), 2013,
  • [25] Uniaxial Strain Effects on Electron Ballistic Transport in Gate-All-Around Silicon Nanowire MOSFETs
    Zhang, Lining
    Lou, Haijun
    He, Jin
    Chan, Mansun
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (11) : 3829 - 3836
  • [26] Hot carrier and PBTI induced degradation in silicon nanowire gate-all-around SONOS MOSFETs
    Choi, Jin Hyung
    Han, Jin-Woo
    Yu, Chong Gun
    Park, Jong Tae
    [J]. MICROELECTRONICS RELIABILITY, 2014, 54 (9-10) : 2325 - 2328
  • [27] Dopant-Segregated Schottky Silicon-Nanowire MOSFETs With Gate-All-Around Channels
    Chin, Yoke King
    Pey, Kin-Leong
    Singh, Navab
    Lo, Guo-Qiang
    Tan, Khing Hong
    Ong, Chio-Yin
    Tan, L. H.
    [J]. IEEE ELECTRON DEVICE LETTERS, 2009, 30 (08) : 843 - 845
  • [28] Compact modeling of 3D vertical junctionless gate-all-around silicon nanowire transistors towards 3D logic design
    Mukherjee, Chhandak
    Poittevin, Arnaud
    O'Connor, Ian
    Larrieu, Guilhem
    Maneux, Cristell
    [J]. SOLID-STATE ELECTRONICS, 2021, 183
  • [29] Analytical Modeling of Gate Capacitance and Drain Current of Gate-all-around InxGa1-xAs Nanowire MOSFET
    Khan, Saeed Uz Zaman
    Hossain, Md. Shafayat
    Hossen, Md. Obaidul
    Rahman, Fahim Ur
    Zaman, Rifat
    Khosru, Quazi D. M.
    [J]. 2014 2ND INTERNATIONAL CONFERENCE ON ELECTRONIC DESIGN (ICED), 2014, : 89 - 93
  • [30] Compact Modeling of Schottky Gate-all-around Silicon Nanowire Transistors with Halo Doping
    Mishra, Girish Shankar
    Mohankumar, N.
    Mahesh, V.
    Vamsidhar, Y.
    Kumar, M. Arun
    [J]. SILICON, 2022, 14 (04) : 1455 - 1462
12345