Survey on Multiprocessor System on Chip with Propagation Antennas for Marine Applications

被引：0

作者：

Franklin, A. Benjamin ^{[1
]}

Sasilatha, T. ^{[1
]}

机构：

[1] AMET Deemed Univ, Dept EEE, Chennai, Tamil Nadu, India

来源：

SOFT COMPUTING SYSTEMS, ICSCS 2018 | 2018年 / 837卷

关键词：

Antennas; Directivity; Marine based equipments; Return loss; System on chip;

D O I：

10.1007/978-981-13-1936-5_60

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

In this paper, our objective to design a system on chip with multiple numbers of antennas for high speed and efficient transmission of data in marine communication fields. This survey paper explains many in-depth problems to design a multiprocessor system on chip with antennas for to improve the communication and integration of electronics in marine based equipments. This paper analyze the performance of various design and it gives clear idea about how to design a low power, low frequency, noise less, low return loss and path loss chip antenna with high gain, high directivity and less complicated properties.

引用

页码：584 / 592

页数：9

共 50 条

[31] Analysis of Photonic Networks for a Chip Multiprocessor Using Scientific Applications
Hendry, Gilbert
Kamil, Shoaib
Biberman, Aleksandr
Chan, Johnnie
Lee, Benjamin G.
Mohiyuddin, Marghoob
Jain, Ankit
Bergman, Keren
Carloni, Luca P.
Kubiatowicz, John
Oliker, Leonid
Shalf, John
2009 3RD ACM/IEEE INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, 2009, : 104 - +
[32] Functional verification of SiCortex multiprocessor system-on-a-chip
Petlin, Oleg
Snyder, Wilson
2007 44TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2007, : 906 - +
[33] Multiprocessor DSP scheduling in system-on-a-chip architectures
Gai, P
Abeni, L
Buttazzo, G
EUROMICRO RTS 2002: 14TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, PROCEEDINGS, 2002, : 231 - 238
[34] A Predictive Thermal Model for Multiprocessor System-on-Chip
Lei, Zhou
Lin, Wei
Ning, Wu
Bin, Li
WORLD CONGRESS ON ENGINEERING AND COMPUTER SCIENCE, WCECS 2015, VOL I, 2015, : 27 - 32
[35] Design of an architecture for Multiprocessor System-on-Chip (MPSoC)
Hu Yue-li
Ding Qian
2006 CONFERENCE ON HIGH DENSITY MICROSYSTEM DESIGN AND PACKAGING AND COMPONENT FAILURE ANALYSIS (HDP '06), PROCEEDINGS, 2006, : 267 - +
[36] Architecture of the on-chip debug module for a multiprocessor system
Zhang, Kexin
Yu, Jian
CIVIL, ARCHITECTURE AND ENVIRONMENTAL ENGINEERING, VOLS 1 AND 2, 2017, : 1505 - 1509
[37] Designs of Low Power Snoop for Multiprocessor System on Chip
Kao, Chi-Chou
Lin, Yi-Ciang
JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2017, 88 (01): : 83 - 89
[38] Flexible management of shared resources on multiprocessor system on chip
Rasmus, Antti
Kulmala, Ari
Salminen, Erno
Hamalainen, Timo D.
Hannikainen, Marko
MULTIMEDIA ON MOBILE DEVICES 2008, 2008, 6821
[39] A Single-Path Chip-Multiprocessor System
Schoeberl, Martin
Puschner, Peter
Kirner, Raimund
SOFTWARE TECHNOLOGIES FOR EMBEDDED AND UBIQUITOUS SYSTEMS, PROCEEDINGS, 2009, 5860 : 47 - 57
[40] Abstract RTOS modelling for multiprocessor system-on-chip
Madsen, J
Virk, K
Gonzales, M
INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, 2003, : 147 - 150

← 1 2 3 4 5 →