Survey on Multiprocessor System on Chip with Propagation Antennas for Marine Applications

被引:0
|
作者
Franklin, A. Benjamin [1 ]
Sasilatha, T. [1 ]
机构
[1] AMET Deemed Univ, Dept EEE, Chennai, Tamil Nadu, India
来源
关键词
Antennas; Directivity; Marine based equipments; Return loss; System on chip;
D O I
10.1007/978-981-13-1936-5_60
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
In this paper, our objective to design a system on chip with multiple numbers of antennas for high speed and efficient transmission of data in marine communication fields. This survey paper explains many in-depth problems to design a multiprocessor system on chip with antennas for to improve the communication and integration of electronics in marine based equipments. This paper analyze the performance of various design and it gives clear idea about how to design a low power, low frequency, noise less, low return loss and path loss chip antenna with high gain, high directivity and less complicated properties.
引用
收藏
页码:584 / 592
页数:9
相关论文
共 50 条
  • [21] Multiprocessor system-on-chip (MPSoC) technology
    Wolf, Wayne
    Jerraya, Ahmed Amine
    Martin, Grant
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2008, 27 (10) : 1701 - 1713
  • [22] Special issue on antennas and propagation applications
    Bird, TS
    IEEE TRANSACTIONS ON ANTENNAS AND PROPAGATION, 2005, 53 (08) : 2362 - 2364
  • [23] Network-on-Chip Design for Heterogeneous Multiprocessor System-on-Chip
    Phanibhushana, Bharath
    Kundu, Sandip
    2014 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2014, : 487 - 492
  • [24] Automatic buffer sizing for rate-constrained KPN applications on multiprocessor system-on-chip
    Cheung, Eric
    Hsieh, Harry
    Balarin, Felice
    2007 IEEE INTERNATIONAL HIGH LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, 2007, : 37 - 44
  • [25] A 1GHz power efficient single chip multiprocessor system for broadband networking applications
    Santhanam, S
    Allmon, R
    Anne, K
    Blake, R
    Bunger, N
    Campbell, B
    Carlson, M
    Chen, ZJ
    Cheng, J
    Do, T
    Dobberpuhl, D
    Ingino, J
    Kidd, D
    Kruckemyer, D
    Lee, J
    Murray, D
    Nishimoto, S
    O'Donnell, L
    Oykher, M
    Panich, M
    Pearce, M
    Priore, D
    Rodriguez, D
    Rogenmoser, R
    Suh, D
    Sundaresan, V
    Supnet, E
    Von Kaenel, V
    Yee, G
    Yiu, G
    Vo, C
    Wen, R
    2001 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2001, : 107 - 110
  • [26] Multiprocessor transport surveillance system based on "system on chip" technology
    Fahmi, Shakeeb S.
    Shatalova, Natalia, V
    Visloguzov, V. V.
    Kostikova, Elena, V
    MARINE INTELLECTUAL TECHNOLOGIES, 2020, (03): : 172 - 179
  • [27] Evaluating Carbon Nanotube Global Interconnects for Chip Multiprocessor Applications
    Pasricha, Sudeep
    Kurdahi, Fadi J.
    Dutt, Nikil
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2010, 18 (09) : 1376 - 1380
  • [28] Dynamic parallelization of array based on-chip multiprocessor applications
    Kandemir, M
    Zhang, W
    Karakoy, M
    EMBEDDED SOFTWARE FOR SOC, 2003, : 305 - 318
  • [29] Multiprocessor, Multithreading and Memory Optimization for On-Chip Multimedia Applications
    Girodias, B.
    Bouchebaba, Y.
    Nicolescu, G.
    Aboulhamid, E. M.
    Paulin, P.
    Lavigueur, B.
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2009, 57 (02): : 263 - 283
  • [30] Multiprocessor, Multithreading and Memory Optimization for On-Chip Multimedia Applications
    B. Girodias
    Y. Bouchebaba
    G. Nicolescu
    E. M. Aboulhamid
    P. Paulin
    B. Lavigueur
    Journal of Signal Processing Systems, 2009, 57 : 263 - 283