共 50 条
- [31] The VLSI implementation of intra prediction in H.264/AVC Beijing Daxue Xuebao Ziran Kexue Ban, 2008, 1 (44-48):
- [32] An implementation of intra prediction with transform for H.264/AVC IEICE ELECTRONICS EXPRESS, 2013, 10 (15):
- [33] EFFICIENT MEMORY ARCIHTECTURE FOR FAST TOTAL-ZEROS DECODING IN H.264/AVC CAVLC DECODER 2008 IEEE INTERNATIONAL CONFERENCE ON MULTIMEDIA AND EXPO, VOLS 1-4, 2008, : 65 - +
- [34] A 100MHz ASIP (Application Specific Instruction Processor) for CAVLC of H.264/AVC decoder PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 3462 - 3465
- [35] A novel multi-symbol differential detection based on symbol error position estimation and compensation for use in T-DMB system 2008 IEEE INTERNATIONAL SYMPOSIUM ON CONSUMER ELECTRONICS, VOLS 1 AND 2, 2008, : 366 - 369
- [36] Architecture Design of Low-power and Low-cost CAVLC Decoder for H.264/AVC 2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2008), VOLS 1-4, 2008, : 1336 - +
- [37] Architecture design of area-efficient SRAM-based multi-symbol arithmetic encoder in H.264/AVC 2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 2621 - +
- [38] TEMPORAL TRANSCODING FROM H.264/AVC TO SVC WITH HIERARCHICAL BIDIRECTIONLAL PREDICTION 2012 12TH INTERNATIONAL CONFERENCE ON ITS TELECOMMUNICATIONS (ITST-2012), 2012, : 140 - 144
- [39] A new fast architecture for HD H.264 CAVLC multi-syntax decoder and its FPGA implementation ICCIMA 2007: INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND MULTIMEDIA APPLICATIONS, VOL III, PROCEEDINGS, 2007, : 118 - 122
- [40] Towards the implementation of a baseline H.264/AVC decoder onto a reconfigurable architecture VLSI CIRCUITS AND SYSTEMS III, 2007, 6590