Implementation of a H.264/AVC SVC Decoder with Multi-symbol Prediction CAVLC for Advanced T-DMB Receiver

被引:1
|
作者
Kim, Dong-Sun [1 ]
Lee, Seung-Yerl [1 ]
Lee, Sang-Seol [1 ]
Ahn, Jae-Hun [1 ]
Cho, Byeong-Ho [1 ]
机构
[1] Korea Elect Technol Inst, Multimedia IP Res Ctr, Gyeonggi Do, Seongnam Si, South Korea
关键词
Scalable video coding; CAVLC decoder; multi-symbol decoder; VLSI; H.264/AVC; VLSI ARCHITECTURE; DESIGN;
D O I
10.1109/TCE.2010.5681174
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a low-cost high-performance H.264/AVC SVC decoder with multi-symbol prediction context-based adaptive variable length coding (CAVLC) for advanced T-DMB receiver. Proposed multi-symbol prediction CAVLC mainly consists of a simple arithmetic operation unit with reduced look-up tables and a leading zero detector. We also propose a multi-symbol run_before decoder and it decodes more than 2.5 symbols in a cycle. Gate count of a H.264/AVC SVC decoder is about 1,300K gates when synthesized with 0.18um CMOS process and it can be operated at 120MHz clock frequency. For the verification of a H.264/AVC SVC decoder chip, prototype mobile movie player systems have been implemented using a 7 inch LCD and USB controller(1).
引用
收藏
页码:2819 / 2825
页数:7
相关论文
共 50 条
  • [31] The VLSI implementation of intra prediction in H.264/AVC
    Department of Microelectronics, Peking University, Beijing 100871, China
    不详
    Beijing Daxue Xuebao Ziran Kexue Ban, 2008, 1 (44-48):
  • [32] An implementation of intra prediction with transform for H.264/AVC
    Lee, Eunchong
    Yoo, Jeongwoo
    Ye, Sangwoo
    Hong, Youpyo
    IEICE ELECTRONICS EXPRESS, 2013, 10 (15):
  • [33] EFFICIENT MEMORY ARCIHTECTURE FOR FAST TOTAL-ZEROS DECODING IN H.264/AVC CAVLC DECODER
    Moon, Yong Ho
    Eom, Il Ku
    Ha, Suk Woon
    2008 IEEE INTERNATIONAL CONFERENCE ON MULTIMEDIA AND EXPO, VOLS 1-4, 2008, : 65 - +
  • [34] A 100MHz ASIP (Application Specific Instruction Processor) for CAVLC of H.264/AVC decoder
    Lee, Jun-Young
    Lee, Jae-Jin
    Jeong, MooKyoung
    Eum, NakWoong
    Park, SeongMo
    PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 3462 - 3465
  • [35] A novel multi-symbol differential detection based on symbol error position estimation and compensation for use in T-DMB system
    Kwon, Soon-Chan
    Choi, Won-Suk
    Seo, Jong-Soo
    2008 IEEE INTERNATIONAL SYMPOSIUM ON CONSUMER ELECTRONICS, VOLS 1 AND 2, 2008, : 366 - 369
  • [36] Architecture Design of Low-power and Low-cost CAVLC Decoder for H.264/AVC
    Huang, Han-Jung
    Fan, Chih-Peng
    2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2008), VOLS 1-4, 2008, : 1336 - +
  • [37] Architecture design of area-efficient SRAM-based multi-symbol arithmetic encoder in H.264/AVC
    Chen, Yu-Jen
    Tsai, Chen-Han
    Chen, Liang-Gee
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 2621 - +
  • [38] TEMPORAL TRANSCODING FROM H.264/AVC TO SVC WITH HIERARCHICAL BIDIRECTIONLAL PREDICTION
    Huang, Yen-Chieh
    Lo, Chi-Wen
    Lin, Chia-Wen
    Chen, Yung-Chang
    2012 12TH INTERNATIONAL CONFERENCE ON ITS TELECOMMUNICATIONS (ITST-2012), 2012, : 140 - 144
  • [39] A new fast architecture for HD H.264 CAVLC multi-syntax decoder and its FPGA implementation
    George, Tony Gladvin
    Malmurugan, N.
    ICCIMA 2007: INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND MULTIMEDIA APPLICATIONS, VOL III, PROCEEDINGS, 2007, : 118 - 122
  • [40] Towards the implementation of a baseline H.264/AVC decoder onto a reconfigurable architecture
    Lopez, S.
    Kanstein, A.
    Lopez, J. F.
    Berekovic, M.
    Sarmiento, R.
    Mignolet, J. -Y.
    VLSI CIRCUITS AND SYSTEMS III, 2007, 6590