Area-efficient nonrestoring radix-2k division

被引:2
|
作者
Bashagha, AE [1 ]
机构
[1] De Montfort Univ, Sch Engn & Technol, Fac Comp Sci & Engn, Leicester LE1 9BH, Leics, England
关键词
division; twos complement; nonrestoring high radix;
D O I
10.1016/j.dsp.2005.01.003
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents an area-efficient twos complement high radix division algorithm and its architecture. The advantage of using high radix division is to generate more quotient bits per iteration while binary division results in one bit per iteration. In the conventional restoring radix-2(k) division, the selection of the quotient digit requires the use of all the multiples of the divisor. As a result, the area increases exponentially (area of radix 2(k) divider is about 2k times the area of binary divider) while the speed increases linearly (speed of radix 2k divider is approximately k times that of binary divider). In this paper, a new algorithm that makes use only of the even multiples of the divisor is proposed. The area is nearly halved since the number of multiples is reduced from 2(k) to 2(k-1). We use the even multiples rather than the odd ones because the even multiples are easier to generate and some of them are produced by simply shifting the divisor. For example, the even multiples 2D and 4D are generated by shifting D one and two bits to the left, respectively, while the odd multiples 3D and 5D require an addition of D to 2D and D to 4D, respectively. (c) 2005 Elsevier Inc. All rights reserved.
引用
收藏
页码:367 / 381
页数:15
相关论文
共 50 条
  • [41] An area-efficient design for modular inversion in GF(2m)
    Wang, Jian
    Jiang, Anping
    [J]. 2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 1496 - +
  • [42] Area-Efficient Splitting Mechanism for 2D Convolution on FPGA
    Poddar, Shashi
    Rani, Sonam
    Koli, Bipin
    Kumar, Vipan
    [J]. RECENT TRENDS IN COMMUNICATION AND INTELLIGENT SYSTEMS, ICRTCIS 2019, 2020, : 165 - 173
  • [43] An area-efficient bit-serial integer and GF(2") multiplier
    Schimmler, Manfred
    Schmidt, Bertil
    Lang, Hans-Werner
    Heithecker, Sven
    [J]. MICROELECTRONIC ENGINEERING, 2007, 84 (02) : 253 - 259
  • [44] Building Expressive, Area-Efficient Coherence Directories
    Fang, Lei
    Liu, Peng
    Hu, Qi
    Huang, Michael C.
    Jiang, Guofan
    [J]. 2013 22ND INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES (PACT), 2013, : 299 - 308
  • [45] A Multimode Area-Efficient SCL Polar Decoder
    Xiong, Chenrong
    Lin, Jun
    Yan, Zhiyuan
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (12) : 3499 - 3512
  • [46] An Area-efficient Unified Transform Architecture for VVC
    Hao, Zhijian
    Zheng, Qi
    Fan, Yibo
    Xiang, Guoqing
    Zhang, Peng
    Sun, Heming
    [J]. 2022 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 22), 2022, : 2012 - 2016
  • [47] RasP: An area-efficient, on-chip network
    Hollis, Simon
    Moore, Simon W.
    [J]. PROCEEDINGS 2006 INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2007, : 63 - 69
  • [48] AREA-EFFICIENT METHODS TO INCREASE THE RELIABILITY OF CIRCUITS
    REISCHUK, R
    SCHMELTZ, B
    [J]. LECTURE NOTES IN COMPUTER SCIENCE, 1992, 594 : 363 - 389
  • [49] An Area-efficient Interpolator Applied in Audio Σ-ΔDAC
    Luo, Binming
    Zhao, Yuanfu
    Wang, Zongmin
    [J]. SITIS 2007: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON SIGNAL IMAGE TECHNOLOGIES & INTERNET BASED SYSTEMS, 2008, : 538 - 541
  • [50] Analog Dynamic Reconfiguration for Area-Efficient Implementation
    Kobayashi, Fuminori
    Higuchi, Shintaro
    [J]. 2011 IEEE 54TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2011,