Area-efficient nonrestoring radix-2k division

被引:2
|
作者
Bashagha, AE [1 ]
机构
[1] De Montfort Univ, Sch Engn & Technol, Fac Comp Sci & Engn, Leicester LE1 9BH, Leics, England
关键词
division; twos complement; nonrestoring high radix;
D O I
10.1016/j.dsp.2005.01.003
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents an area-efficient twos complement high radix division algorithm and its architecture. The advantage of using high radix division is to generate more quotient bits per iteration while binary division results in one bit per iteration. In the conventional restoring radix-2(k) division, the selection of the quotient digit requires the use of all the multiples of the divisor. As a result, the area increases exponentially (area of radix 2(k) divider is about 2k times the area of binary divider) while the speed increases linearly (speed of radix 2k divider is approximately k times that of binary divider). In this paper, a new algorithm that makes use only of the even multiples of the divisor is proposed. The area is nearly halved since the number of multiples is reduced from 2(k) to 2(k-1). We use the even multiples rather than the odd ones because the even multiples are easier to generate and some of them are produced by simply shifting the divisor. For example, the even multiples 2D and 4D are generated by shifting D one and two bits to the left, respectively, while the odd multiples 3D and 5D require an addition of D to 2D and D to 4D, respectively. (c) 2005 Elsevier Inc. All rights reserved.
引用
收藏
页码:367 / 381
页数:15
相关论文
共 50 条
  • [31] A novel area-efficient binary adder
    Furber, SB
    Liu, J
    [J]. CONFERENCE RECORD OF THE THIRTY-FOURTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, 2000, : 119 - 123
  • [32] Design Process of an Area-Efficient Photobioreactor
    Jan-Willem F. Zijffers
    Marcel Janssen
    Johannes Tramper
    René H. Wijffels
    [J]. Marine Biotechnology, 2008, 10 : 404 - 415
  • [33] Area-efficient visualization of Web data
    Anand, V
    Hansen, K
    Jianu, R
    Rusu, A
    [J]. IC'04: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON INTERNET COMPUTING, VOLS 1 AND 2, 2004, : 83 - 89
  • [34] Algorithms for area-efficient orthogonal drawings
    Papakostas, A
    Tollis, IG
    [J]. COMPUTATIONAL GEOMETRY-THEORY AND APPLICATIONS, 1998, 9 (1-2): : 83 - 110
  • [35] Area-efficient drawings of outerplanar graphs
    Garg, A
    Rusu, A
    [J]. GRAPH DRAWING, 2004, 2912 : 129 - 134
  • [36] High-Throughput Low-Power Area-Efficient Outphasing Modulator Based on Unrolled and Pipelined Radix-2 CORDIC
    Li, Diwei
    Zhao, Dixian
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2020, 28 (02) : 480 - 491
  • [37] Area-efficient error protection for caches
    Kim, Soontae
    [J]. 2006 DESIGN AUTOMATION AND TEST IN EUROPE, VOLS 1-3, PROCEEDINGS, 2006, : 1282 - 1287
  • [38] Design process of an area-efficient photobioreactor
    Zijffers, Jan-Willem F.
    Janssen, Marcel
    Tramper, Johannes
    Wijffels, Rene H.
    [J]. MARINE BIOTECHNOLOGY, 2008, 10 (04) : 404 - 415
  • [39] An area-efficient phase frequency detector
    Lee, GB
    Chan, PK
    Siek, L
    [J]. ISIC-99: 8TH INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS, DEVICES & SYSTEMS, PROCEEDINGS, 1999, : 259 - 262
  • [40] Area-Efficient QC-LDPC Decoder Architecture Based on Stride Scheduling and Memory Bank Division
    Kim, Bongjin
    Park, In-Cheol
    [J]. IEICE TRANSACTIONS ON COMMUNICATIONS, 2013, E96B (07) : 1772 - 1779