3D fracture mechanics analysis of underfill delamination for flip chip packages

被引:5
|
作者
Zhang, Zhen [1 ]
Zhai, Charlie J. [1 ]
Master, Raj N. [1 ]
机构
[1] Adv Micro Devices Inc, Sunnyvale, CA 94085 USA
关键词
underfill; delamination; 3D; FEA;
D O I
10.1109/ITHERM.2008.4544343
中图分类号
O414.1 [热力学];
学科分类号
摘要
In flip-chip package, the mismatch of thermal expansion coefficients between the silicon die, copper heat spreader and packaging substrate induces concentrated stress field around the edges and corners of silicon die during assembly, testing and services. The concentrated stresses result in delamination on various interfaces involving a range of length scales from hundreds of nanometers to millimeters. Among these failures underfill delamination is a dominant failure mode. In this paper, a full parametric 3D model of flip chip package with heat spreader is developed with the capability of explicit modeling of 3D cracks. The crack driving force is computed as the functions of underfill properties including coefficient of thermal expansion and Young's modulus, as well as underfill fillet dimensions. The impact of different shapes of crack front is also investigated. The results show that underfill properties need to be optimized to minimize the occurrence of underfill delamination at the die corner. The results also show that there exists an optimal range of underfill fillet height to balance the manufacturability and reliability.
引用
收藏
页码:751 / 755
页数:5
相关论文
共 50 条
  • [1] A fracture mechanics analysis of underfill delamination in flip chip packages
    Mahalingam, Saketh
    Tonapi, Sandeep
    Sitaraman, Suresh K.
    Advances in Electronic Packaging 2005, Pts A-C, 2005, : 1341 - 1346
  • [2] Underfill Delamination to Chip Sidewall in Advanced Flip Chip Packages
    Paquet, Marie-Claude
    Sylvestre, Julien
    Gros, Emmanuelle
    Boyer, Nicolas
    2009 IEEE 59TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, VOLS 1-4, 2009, : 960 - 965
  • [3] Investigation and minimization of underfill delamination in flip chip packages
    Zhai, CJ
    Sidharth
    Blish, RC
    Master, RN
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2004, 4 (01) : 86 - 91
  • [4] Investigation of Underfill Delamination in Flip Chip Packages by Finite Element Analysis
    Zhong, Cheng
    Li, Chenglong
    Peng, Xu
    Li, Yulong
    Jiang, Ruoyu
    Lu, Jibao
    Sun, Rong
    2022 23RD INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, ICEPT, 2022,
  • [5] Interfacial fracture analysis of underfill delamination and flip chip reliability optimization
    Zhai, CJ
    Sidharth
    Blish, R
    Master, R
    Parthasarathy, S
    53RD ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2003 PROCEEDINGS, 2003, : 714 - 719
  • [6] Study of Underfill-to-Soldermask Delamination in Flip-chip Packages
    Oh, Z. Y.
    Newman, R.
    Ong, M. C.
    Foo, F. J.
    2012 19TH IEEE INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA), 2012,
  • [7] Mechanical fatigue test method for chip/underfill delamination in flip-chip packages
    Hirohata, K
    Kawamura, N
    Mukai, M
    Kawakami, T
    Aoki, H
    Takahashi, K
    IEEE TRANSACTIONS ON ELECTRONICS PACKAGING MANUFACTURING, 2002, 25 (03): : 217 - 222
  • [8] Impact of underfill fillet geometry on interfacial delamination in organic flip chip packages
    Kacker, Karan
    Sidharth
    Dubey, Ajit
    Zhai, Charlie J.
    Blish, Richard C., II
    56TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE 2006, VOL 1 AND 2, PROCEEDINGS, 2006, : 1604 - +
  • [9] Viscoelastic properties of underfill for numerical analysis of flip chip packages
    Sham, ML
    Kim, JK
    Park, JH
    53RD ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2003 PROCEEDINGS, 2003, : 560 - 566
  • [10] Reworkable underfill investigation on flip chip packages
    Goh, E
    Ng, LY
    Mui, YC
    PROCEEDINGS OF 5TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, 2003, : 316 - 320