A 500-MS/s 8-b Low Power High Speed Asynchronous SAR ADC in 40-nm CMOS

被引：1
|
作者：
Ding, Bowen [1 ]
Miao, Peng [1 ]
Li, Fei [1 ]
机构：
[1] Sch Southeast, Nanjing, Peoples R China
来源：
2019 5TH INTERNATIONAL CONFERENCE ON FRONTIERS OF SIGNAL PROCESSING (ICFSP 2019) | 2019年
关键词：
Analog-to-digital converter; asynchronous logic; successive approximation algorithm; capacitor array; low power;
D O I：
10.1109/icfsp48124.2019.8938045
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
This paper presents a 500-MS/s 8-b single-channel asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) that achieves low input frequency SNDR/SFDR of 45.89/58.9 dB, while the SNDR/SFDR near Nyquist is 44.75/58.8 dB with excellent power efficiency. The ADC adopts background digital detection with analog calibration techniques to correct offset mismatch. The high linearity is guaranteed by a kind of fast input bootstrapped circuits as the input switches. Furthermore, the proposed double-tail dynamic comparator and Set-and-Down structure capacitive digital-to-analog converter (CDAC) save the overall energy. The total power consumption is 0.61mW under a 1.1-V supply.
引用
收藏
页码：136 / 140
页数：5
相关论文
共 50 条
  • [1] An 8-bit 500-MS/s asynchronous single-channel SAR ADC in 65 nm CMOS
    Liang Zhang
    Dengquan Li
    Zhangming Zhu
    Yintang Yang
    Analog Integrated Circuits and Signal Processing, 2015, 83 : 103 - 109
  • [2] An 8-bit 500-MS/s asynchronous single-channel SAR ADC in 65 nm CMOS
    Zhang, Liang
    Li, Dengquan
    Zhu, Zhangming
    Yang, Yintang
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2015, 83 (01) : 103 - 109
  • [3] An 8.38 fJ/conversion-step 0.6 V 8-b 4.35 MS/s asynchronous SAR ADC in 65 nm CMOS
    Guanzhong Huang
    Pingfen Lin
    Analog Integrated Circuits and Signal Processing, 2012, 73 : 265 - 272
  • [4] An 8.38 fJ/conversion-step 0.6 V 8-b 4.35 MS/s asynchronous SAR ADC in 65 nm CMOS
    Huang, Guanzhong
    Lin, Pingfen
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2012, 73 (01) : 265 - 272
  • [5] A Power-Efficient SAR ADC with Optimized Timing-Redistribution Asynchronous SAR Logic in 40-nm CMOS
    Hu, Mengying
    Jin, Jing
    Guo, Yuekang
    Liu, Xiaoming
    Zhou, Jianjun
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2021, 40 (07) : 3125 - 3142
  • [6] A Power-Efficient SAR ADC with Optimized Timing-Redistribution Asynchronous SAR Logic in 40-nm CMOS
    Mengying Hu
    Jing Jin
    Yuekang Guo
    Xiaoming Liu
    Jianjun Zhou
    Circuits, Systems, and Signal Processing, 2021, 40 : 3125 - 3142
  • [7] A Low-Power 9-bit 222 MS/s Asynchronous SAR ADC in 65 nm CMOS
    Akkaya, Ayca
    Celik, Firat
    Leblebici, Yusuf
    2020 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2020,
  • [8] A 8-b 1GS/s 2b/cycle SAR ADC in 28-nm CMOS
    Ma, Song
    Liu, Liyuan
    Liu, Jian
    Wu, Nanjian
    2019 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2019), 2019, : 21 - 24
  • [9] A 7-bit 40 MS/s single-ended asynchronous SAR ADC in 65 nm CMOS
    Xu, Ye
    Ytterdal, Trond
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2014, 80 (03) : 349 - 357
  • [10] A 7-bit 40 MS/s single-ended asynchronous SAR ADC in 65 nm CMOS
    Ye Xu
    Trond Ytterdal
    Analog Integrated Circuits and Signal Processing, 2014, 80 : 349 - 357
12345