Characterization of line-edge roughness in resist patterns and estimation of its effect on device performance

被引:70
|
作者
Yamaguchi, A [1 ]
Tsuchiya, R [1 ]
Fukuda, H [1 ]
Komuro, O [1 ]
Kawada, H [1 ]
Iizumi, T [1 ]
机构
[1] Hitachi Ltd, Cent Res Lab, Kokubunji, Tokyo 1858601, Japan
关键词
line edge roughness; CD-SEM; measurement parameter; device performance;
D O I
10.1117/12.483519
中图分类号
TH7 [仪器、仪表];
学科分类号
0804 ; 080401 ; 081102 ;
摘要
A guideline for evaluating LER and total procedure to estimate effects of measured LER on device performance were proposed. Spatial-frequency distributions of LER in various resist materials were investigated and general characteristics of spatial-frequency distribution of LER were obtained. Measurement parameters for accurate LER measurement can be calculated according to the guideline. Measured line-width distribution was used to predicting degradation and variation in MOS transistor performance using the two-dimensional device simulation. Effect of long-period component of LER was clarified as well as short-period component.
引用
收藏
页码:689 / 698
页数:10
相关论文
共 50 条
  • [21] Line-Edge Roughness on Fin-Field-Effect-Transistor Performance for below 10-nm patterns
    Yoon, So-Won
    Kim, Sang-Kon
    [J]. EXTREME ULTRAVIOLET (EUV) LITHOGRAPHY X, 2019, 10957
  • [22] Level crossing methodology applied to line-edge roughness characterization
    Mack, Chris A.
    Brunner, Timothy A.
    Chen, Xuemei
    Sun, Lei
    [J]. METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XXXI, 2017, 10145
  • [23] Line-edge roughness, part 2
    Mack, Chris A.
    [J]. MICROLITHOGRAPHY WORLD, 2007, 16 (02): : 12 - 14
  • [24] Detailed resist film modeling in stochastic lithography simulation for line-edge roughness quantification
    Patsis, G. P.
    Drygiannakis, D.
    Raptis, I.
    [J]. MICROELECTRONIC ENGINEERING, 2010, 87 (5-8) : 989 - 992
  • [25] Statistical Model of Line-Edge and Line-Width Roughness for Device Variability Analysis
    Hiraiwa, Atsushi
    Nishida, Akio
    Mogami, Tohru
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (06) : 1672 - 1680
  • [26] Macro analysis of line-edge and line width roughness
    Shin, Jangho
    Yoon, Jinyoung
    Jung, Youngjae
    Lee, SukJoo
    Woo, Sang-Gyun
    Cho, Han-Ku
    Moon, Joo-Tae
    [J]. METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XX, PTS 1 AND 2, 2006, 6152
  • [27] Surface and line-edge roughness in acid-breakable resin-based positive resist
    Sakamizu, T
    Shiraishi, H
    [J]. ADVANCES IN RESIST TECHNOLOGY AND PROCESSING XX, PTS 1 AND 2, 2003, 5039 : 492 - 501
  • [28] Experimental investigation of the impact of line-edge roughness on MOSFET performance and yield
    Croon, JA
    Leunissen, LHA
    Jurczak, M
    Benndorf, M
    Rooyackers, R
    Ronse, K
    Decoutere, S
    Sansen, W
    Maes, HE
    [J]. ESSDERC 2003: PROCEEDINGS OF THE 33RD EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2003, : 227 - 230
  • [29] Investigating line-edge roughness in calixarene fine patterns using Fourier analysis
    Ishida, M
    Kobayashi, K
    Fujita, J
    Ochiai, Y
    Yamamoto, H
    Tono, S
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 2002, 41 (6B): : 4228 - 4232
  • [30] Metrology of LER: influence of line-edge roughness (LER) on transistor performance
    Yamaguchi, A
    Ichinose, K
    Shimamoto, S
    Fukuda, H
    Tsuchiya, R
    Ohnishi, K
    Kawada, H
    Iizumi, T
    [J]. METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XVIII, PTS 1 AND 2, 2004, 5375 : 468 - 476