A Hybrid Architecture for Efficient FPGA-based Implementation of Multilayer Neural Network

被引:0
|
作者
Lin, Zhen [1 ]
Dong, Yiping [1 ]
Li, Yan [1 ]
Watanabe, Takahiro [1 ]
机构
[1] Waseda Univ, Grad Sch Informat Prod & Syst, Kitakyushu, Fukuoka, Japan
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a novel architecture for the FPGA-based implementation of multilayer neural network (NN), which integrates the layer-multiplexing and pipeline architecture together. The proposed method is aimed at enhancing the efficiency of resource usage and improving the forward speed at the module level, so that a larger NN can be implemented on commercial FPGAs. We developed a mapping method from NN schematic to physical architecture in FPGA by using the hybrid architecture, and also developed an algorithm to automatically determine the architecture by optimizing the application specific neural network topology. The experimental results with several different network topologies show that the proposed architecture can produce a very compact circuit with higher speed, compared with conventional methods.
引用
收藏
页码:616 / 619
页数:4
相关论文
共 50 条
  • [31] An FPGA-Based Convolutional Neural Network Coprocessor
    Qiu, Changpei
    Wang, Xin'an
    Zhao, Tianxia
    Li, Qiuping
    Wang, Bo
    Wang, Hu
    WIRELESS COMMUNICATIONS & MOBILE COMPUTING, 2021, 2021
  • [32] An FPGA-based Hybrid Neural Network accelerator for embedded satellite image classification
    Lemaire, Edgar
    Moretti, Matthieu
    Daniel, Lionel
    Miramond, Benoit
    Millet, Philippe
    Feresin, Frederic
    Bilavarn, Sebastien
    2020 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2020,
  • [33] An Efficient FPGA-Based Convolutional Neural Network for Classification: Ad-MobileNet
    Bouguezzi, Safa
    Ben Fredj, Hana
    Belabed, Tarek
    Valderrama, Carlos
    Faiedh, Hassene
    Souani, Chokri
    ELECTRONICS, 2021, 10 (18)
  • [34] Efficient Deep Neural Network Acceleration through FPGA-based Batch Processing
    Posewsky, Thorbjoern
    Ziener, Daniel
    2016 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG16), 2016,
  • [35] Implementation of FPGA-based Accelerator for Deep Neural Networks
    Tsai, Tsung-Han
    Ho, Yuan-Chen
    Sheu, Ming-Hwa
    2019 IEEE 22ND INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS & SYSTEMS (DDECS), 2019,
  • [36] FPGA-BASED HOUSEHOLDER IMPLEMENTATION FOR EFFICIENT EIGENVALUES CALCULATION
    Sajid, Imtiaz Ahmed
    Ahmed, Muhammad Mansoor
    Sagheer, Muhammad
    INTERNATIONAL JOURNAL OF INNOVATIVE COMPUTING INFORMATION AND CONTROL, 2011, 7 (10): : 5939 - 5946
  • [37] FPGA-BASED ACCELERATION OF NEURAL NETWORK FOR RANKING IN WEB SEARCH ENGINE WITH A STREAMING ARCHITECTURE
    Yan, Jing
    Xu, Ning-Yi
    Cai, Xiong-Fei
    Gao, Rui
    Wang, Yu
    Luo, Rong
    Hsu, Feng-Hsiung
    FPL: 2009 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, 2009, : 662 - +
  • [38] On efficient implementation of FPGA-based hyperelliptic curve cryptosystems
    Elias, Grace
    Miri, Ali
    Yeap, Tet-Hin
    COMPUTERS & ELECTRICAL ENGINEERING, 2007, 33 (5-6) : 349 - 366
  • [39] A simplified and efficient implementation of FPGA-based turbo decoder
    Sharma, S
    Attri, S
    Chauhan, FC
    2003 IEEE INTERNATIONAL PERFORMANCE, COMPUTING, AND COMMUNICATIONS CONFERENCE PROCEEDINGS, 2003, : 207 - 213
  • [40] AN FPGA-BASED PLATFORM FOR A NETWORK ARCHITECTURE WITH DELAY GUARANTEE
    Wielgosz, Maciej
    Panggabean, Mauritz
    Wang, Jiang
    Ronningen, Leif Arne
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2013, 22 (06)