Hardware-Efficient All-Digital Architectures for OFDM Backscatter Modulators

被引:17
|
作者
Rosenthal, James D. [1 ]
Reynolds, Matthew S. [1 ]
机构
[1] Univ Washington, Dept Elect & Comp Engn, Seattle, WA 98195 USA
基金
美国国家科学基金会;
关键词
OFDM; Backscatter; Modulation; Radio frequency; Computer architecture; Impedance; Table lookup; Backscatter communication; full-duplex radios; internet of things (IoT); orthogonal frequency-division multiplexing (OFDM) backscatter; radio frequency identification (RFID); RADIO; FFT;
D O I
10.1109/TMTT.2020.3038860
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Orthogonal frequency-division multiplexing (OFDM) backscatter communication promises to enable ultralow-power wireless devices that are robust to time-varying multipath channels. Traditional OFDM transmitters require the use of power-hungry digital-to-analog converters (DACs) and vector modulators to realize the OFDM signal, adding to the complexity and power consumption of wireless sensor nodes. In this work, we compare three all-digital architectures for OFDM backscatter communication that use RF switches and discrete loads to implement digitally controlled single-sideband OFDM backscatter modulators. We present design analysis, including simulations and measurements, for a selected implementation using five subcarriers having binary phase shift keying (BPSK) modulation at a symbol rate of 250 kSymbols/s and a throughput of 1.25 Mbit/s with a modulator energy consumption of 160 pJ/bit. We also present a five-subcarrier over-the-air validation with 195-kb/s throughput. We demonstrate how the number of RF switch states and the choice of impedances impact the metrics of subcarrier interference ratio and sideband suppression ratio, and we explore how reduced-numeric-precision inverse fast Fourier transform (IFFT) structures impact the theoretical bit-error rate. The all-digital architecture and analysis presented in this article enable new avenues of low-cost, digital OFDM, and multiple-access backscatter communication systems for use in challenging multipath environments.
引用
收藏
页码:803 / 811
页数:9
相关论文
共 50 条
  • [31] Hardware-efficient phase-detection technique for digital clock and data recovery
    Zargaran-Yazd, A.
    Keikhosravy, K.
    Rashtian, H.
    Mirabbasi, S.
    ELECTRONICS LETTERS, 2013, 49 (01) : 20 - 21
  • [32] Hardware-efficient blind frequency offset estimation for digital subcarrier multiplexing signals
    Xiang, Meng
    Lv, Hong
    Fu, Songnian
    Li, Jianpin
    Xu, Ou
    Peng, Di
    Gao, Zhensen
    Wang, Yuncai
    Qin, Yuwen
    OPTICS EXPRESS, 2021, 29 (13) : 19879 - 19890
  • [33] An All-Digital RF Signal Generator Using High-Speed ΔΣ Modulators
    Frappe, Antoine
    Flament, Axel
    Stefanelli, Bruno
    Kaiser, Andreas
    Cathelin, Andreia
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (10) : 2722 - 2732
  • [34] Hardware-Efficient Phase Estimation for Digital Coherent Transmission With Star Constellation QAM
    Hoffmann, Sebastian
    Woerdehoff, Christian
    Al-Bermani, Ali
    El-Darawy, Mohamed
    Puntsri, Kidsanapong
    Rueckert, Ulrich
    Noe, Reinhold
    IEEE PHOTONICS JOURNAL, 2010, 2 (02): : 174 - 180
  • [35] Hardware-efficient systolization of DA-based calculation of finite digital convolution
    Meher, Pramod Kumar
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2006, 53 (08) : 707 - 711
  • [36] Hardware-Efficient Digital Autotuning for Integrated Switched-Mode Battery Chargers
    Celikovic, Janko
    Al-Hoor, Wisam
    Kesterson, John
    Arguello, Angel Maria Gomez
    Abedinpour, Siamak
    Corradini, Luca
    Maksimovic, Dragan
    IEEE TRANSACTIONS ON POWER ELECTRONICS, 2024, 39 (05) : 5041 - 5057
  • [37] Hardware-Efficient Parallel Structures for Linear-Phase FIR Digital Filter
    Tian, Jingjing
    Li, Guangjun
    Li, Qiang
    2013 IEEE 56TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2013, : 995 - 998
  • [38] Hardware-efficient multi-channel digital sigma-delta modulator
    Cho, J. -K.
    Jeong, M.
    ELECTRONICS LETTERS, 2017, 53 (19) : 1294 - U9
  • [39] Hardware-efficient distributed arithmetic architecture for high-order digital filters
    Yoo, H
    Anderson, DV
    2005 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS 1-5: SPEECH PROCESSING, 2005, : 125 - 128
  • [40] Hardware-efficient generation and reception of NHS-OFDM signal for direct-detection PON
    Chen, Gang
    Chen, Ming
    Chen, Wen
    Yin, Lede
    Zhang, Long
    Xi, Dongsheng
    Long, Haimiao
    Wang, Ling
    Qian, Shengyou
    Chen, Qinghui
    OPTICS COMMUNICATIONS, 2022, 508