An All-Digital RF Signal Generator Using High-Speed ΔΣ Modulators

被引:87
|
作者
Frappe, Antoine [1 ]
Flament, Axel [2 ]
Stefanelli, Bruno [2 ]
Kaiser, Andreas [2 ]
Cathelin, Andreia [3 ]
机构
[1] Univ Calif Berkeley, Berkeley Wireless Res Ctr, Berkeley, CA 94703 USA
[2] ISEN, IEMN, F-59046 Lille, France
[3] STMicrolectronics, TR&D, F-38926 Crolles, France
关键词
CMOS; delta-sigma modulator; digital quadrature upconverter; digital transmitter; delay-locked loop (DLL); non-exact quantization; redundant arithmetic; RF signal generator; RF transmitters; TRANSMITTER;
D O I
10.1109/JSSC.2009.2028406
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
An all-digital RF signal generator using Delta Sigma modulation and targeted at transmitters for mobile communication terminals has been implemented in 90 nm CMOS. Techniques such as redundant logic and non-exact quantization allow operation at up to 4 GHz sample rate, providing a 50 MHz bandwidth at a 1 GHz center frequency. The peak output power into a 100 Omega diff. load is 3.1 dBm with 53.6 dB SNDR. By adjusting the sample rate, carriers from 50 MHz to 1 GHz can be synthesized. RF signals up to 3 GHz can be synthesized when using the first image band. As an example, UMTS standard can be addressed by using a 2.6 GHz clock frequency. The measured ACPR is then 44 dB for a 5 MHz WCDMA channel at 1.95 GHz with output power of -16 dBm and 3.4% EVM. At 4 GHz clock frequency the total power consumption is 120 mW (49 mW for Delta Sigma modulator core) on a 1 V supply voltage, total die area is 3.2 mm(2) (0.15 mm(2) for the active area).
引用
收藏
页码:2722 / 2732
页数:11
相关论文
共 50 条
  • [1] A High Speed All-Digital True Random Number Generator
    Jiang, Jianfei
    Guan, Nin
    Wang, Qin
    Li, Chaoyang
    [J]. 2018 14TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2018, : 275 - 277
  • [2] VLSI IMPLEMENTATION OF A SIGNAL INTERPOLATOR CHIP FOR HIGH-SPEED ALL-DIGITAL DATA MODEMS
    LUISE, M
    RONCELLA, R
    [J]. EUROPEAN TRANSACTIONS ON TELECOMMUNICATIONS, 1994, 5 (04): : 475 - 481
  • [3] All-Digital CDR for High-Density, High-Speed I/O
    Loh, Matthew
    Emami-Neyestanak, Azita
    [J]. 2010 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2010, : 147 - 148
  • [4] Multimode Transmitters with ΔΣ -Based All-Digital RF Signal Generation
    Frappe, A.
    Kaiser, A.
    Flament, A.
    Stefanelli, B.
    [J]. ANALOG CIRCUIT DESIGN: SMART DATA CONVERTERS, FILTERS ON CHIP, MULTIMODE TRANSMITTERS, 2010, : 305 - 323
  • [5] All-digital RF signal generation for software defined radio
    Frappe, Antoine
    Flament, Axel
    Stefanelli, Bruno
    Cathelin, Andreia
    Kaiser, Andreas
    [J]. ECCSC 08: 4TH EUROPEAN CONFERENCE ON CIRCUITS AND SYSTEMS FOR COMMUNICATIONS, 2008, : 236 - +
  • [6] An all-digital phase-locked loop for high-speed clock generation
    Chung, CC
    Lee, CY
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (02) : 347 - 351
  • [7] Realization of high-speed DPWM controller in all-digital inverter based on FPGA
    Duan, Bin
    Sun, Tongjing
    Li, Zhenhua
    Mei, Gaoqing
    [J]. Hanjie Xuebao/Transactions of the China Welding Institution, 2009, 30 (09): : 77 - 80
  • [8] All-digital timing recovery scheme for high-speed optical coherent receiver
    Zhou, Xian
    Chen, Xue
    Fan, Yang-Yang
    [J]. Beijing Youdian Daxue Xuebao/Journal of Beijing University of Posts and Telecommunications, 2010, 33 (05): : 11 - 16
  • [9] A VLSI ARCHITECTURE FOR A HIGH-SPEED ALL-DIGITAL QUADRATURE MODULATOR AND DEMODULATOR FOR DIGITAL RADIO APPLICATIONS
    SAMUELI, H
    WONG, BC
    [J]. IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, 1990, 8 (08) : 1512 - 1519
  • [10] An Adaptive Equalizer for High-Speed Receiver using a CDR-Assisted All-Digital Jitter Measurement
    Kim, Jong-Hoon
    Lim, Ji-Hoon
    Kim, Byungsub
    Sim, Jae-Yoon
    Park, Hong-June
    [J]. JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2015, 15 (02) : 155 - 167