Analogue multiplexer for neural application in 180 nm CMOS technology

被引：0

作者：

Zoladz, Miroslaw ^{[1
]}

机构：

[1] AGH Univ Sci & Technol, Dept Measurement & Instrumentat, Krakow, Poland

来源：

PRZEGLAD ELEKTROTECHNICZNY | 2010年 / 86卷 / 11A期

关键词：

neural recording; multi-channel ASIC; analogue multiplexer;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents the architecture and the results of preliminary tests of the analogue multiplexer used in a multichannel ASIC (CMOS 180 nm) for recording signals from neural systems. The core of the ASIC consists of 64 analogue channels equipped with a band-pass filter (1 Hz to 10 kHz). In order to reduce the number of outputs, the 64 analogue channels are multiplexed to the single output by analogue 64: 1 multiplexer. The nominal frequency of the multiplexer is 2.5 MHz which results in 30 kHz sampling rate per single channel.

引用

页码：256 / 259

页数：4

共 50 条

[11] Characterization of pixel sensor designed in 180 nm SOI CMOS technology
Benka, T.
Havranek, M.
Hejtmanek, M.
Jakovenko, J.
Janoska, Z.
Marcisovska, M.
Marcisovsky, M.
Neue, G.
Tomasek, L.
Vrba, V.
JOURNAL OF INSTRUMENTATION, 2018, 13
[12] ECG Analog Front-End in 180 nm CMOS Technology
Udupa, Sharanya S.
Sushma, P. S.
Chaithra
2017 INTERNATIONAL CONFERENCE ON INTELLIGENT COMPUTING, INSTRUMENTATION AND CONTROL TECHNOLOGIES (ICICICT), 2017, : 327 - 330
[13] A highly linear CMOS transconductance amplifier in 180 nm process technology
Kar, Sougata Kumar
Sen, Siddhartha
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2012, 72 (01) : 163 - 171
[14] Design of a Wideband Differential LNA Based In CMOS 180 nm Technology
Joshi, Kamlesh
Mandal, Mrinal Kanti
Mandal, Pradip
2021 IEEE MTT-S INTERNATIONAL MICROWAVE AND RF CONFERENCE (IMARC), 2021,
[15] POWER OPTIMIZED PLL IMPLEMENTATION IN 180nm CMOS TECHNOLOGY
Sreehari, Patri
Devulapalli, Pavankumarsharma
Kewale, Dhananjay
Asbe, Omkar
Prasad, K. S. R. Krishna
18TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST, 2014,
[16] Design of Transimpedance Amplifier using CMOS 180nm Technology
Malhotra, Megha
Gamad, R. S.
Gurjar, R. C.
Soni, Gireesh Gaurav
2022 SECOND INTERNATIONAL CONFERENCE ON ADVANCES IN ELECTRICAL, COMPUTING, COMMUNICATION AND SUSTAINABLE TECHNOLOGIES (ICAECT), 2022,
[17] A Single Photon Avalanche Detector in a 180 nm standard CMOS technology
Malass, Imane
Uhring, Wilfried
Le Normand, Jean-Pierre
Dumas, Norbert
Dadouche, Foudil
2015 IEEE 13TH INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2015,
[18] A highly linear CMOS transconductance amplifier in 180 nm process technology
Sougata Kumar Kar
Siddhartha Sen
Analog Integrated Circuits and Signal Processing, 2012, 72 : 163 - 171
[19] Design Methodology of an On-Chip Inductor in 180 nm CMOS Technology
Brezovec, Ivan
Mikulic, Josip
Schatzberger, Gregor
Baric, Adrijan
2019 42ND INTERNATIONAL CONVENTION ON INFORMATION AND COMMUNICATION TECHNOLOGY, ELECTRONICS AND MICROELECTRONICS (MIPRO), 2019, : 65 - 69
[20] Digitally assisted neural recording and spike detection multichannel integrated circuit designed in 180 nm CMOS technology
Kmon, Piotr
MICROELECTRONICS JOURNAL, 2014, 45 (09) : 1187 - 1193

← 1 2 3 4 5 →