Region-based routing algorithm for network-on-chip Architectures

被引:0
|
作者
Schoenwald, Timo [1 ]
Bringmann, Oliver [1 ]
Rosenstiel, Wolfgang [1 ]
机构
[1] FZI, D-76131 Karlsruhe, Germany
来源
2007 NORCHIP | 2007年
关键词
network-on-chip; fault-tolerant; adaptive-routing; wormhole-routing; traffic-balancing; region-based;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, we present a novel approach for a region-based extension for a fully adaptive and fault-tolerant routing for Network-on-Chip NoCs called Force-Directed Wormhole Routing (FDWR) [1]. The proposed extension for the FDWR reduces the size of the routingtable of a switch and therefore the hardware costs. Despite the region-based extension the FDWR can be used for different NoC topologies like mesh, torus, and hypercube. the region-based xtension is integrated into the Transaction Level Model (TLM) of the switch. We show how the proposed extension for the FDWR reduces size of the routingtable. Simulation results depict that the traffic distributed uniformly across the entire network despite the region-based extension. Furthermore, it is shown that in case of faulty switches the area around that switches is not overloaded and that the traffic is uniformly distributed across the entire network.
引用
收藏
页码:77 / 80
页数:4
相关论文
共 50 条
  • [31] Genetic Algorithm- and Cuckoo Search Algorithm-Based Routing Optimizations in Network-on-Chip
    Joshi, Bansidhar
    Thakur, Manish K.
    ARABIAN JOURNAL FOR SCIENCE AND ENGINEERING, 2023, 48 (08) : 9635 - 9644
  • [32] TB-TBP: a task-based adaptive routing algorithm for network-on-chip in heterogenous CPU-GPU architectures
    Juan Fang
    Zhichao Wei
    Yaqi Liu
    Yumin Hou
    The Journal of Supercomputing, 2024, 80 : 6311 - 6335
  • [33] An Energy-Aware Mapping Algorithm for Mesh-based Network-on-Chip Architectures
    Sun, Jin
    Zhang, Yi
    PROCEEDINGS OF 2017 IEEE INTERNATIONAL CONFERENCE ON PROGRESS IN INFORMATICS AND COMPUTING (PIC 2017), 2017, : 357 - 361
  • [34] A Survey on Optical Network-on-Chip Architectures
    Werner, Sebastian
    Navaridas, Javier
    Lujan, Mikel
    ACM COMPUTING SURVEYS, 2018, 50 (06)
  • [35] Network-on-chip architectures and design methods
    Benini, L
    Bertozzi, D
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2005, 152 (02): : 261 - 272
  • [36] Network-on-chip architectures and design methodologies
    Palesi, Maurizio
    Kumar, Shashi
    Marculescu, Radu
    MICROPROCESSORS AND MICROSYSTEMS, 2011, 35 (02) : 83 - 84
  • [37] ACO-BASED FAULT-AWARE ROUTING ALGORITHM FOR NETWORK-ON-CHIP SYSTEMS
    Lin, Chia-An
    Hsin, Hsien-Kai
    Chang, En-Jui
    Wu, An-Yeu
    2013 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS (SIPS), 2013, : 342 - 347
  • [38] Fault tolerant routing algorithm based on the artificial potential field model in Network-on-Chip
    Li, Yonghui
    Gu, Huaxi
    APPLIED MATHEMATICS AND COMPUTATION, 2010, 217 (07) : 3226 - 3235
  • [39] Dynamic Programming-Based Lifetime Aware Adaptive Routing Algorithm for Network-on-Chip
    Wang, Liang
    Wang, Xiaohang
    Mak, Terrence
    2014 22ND INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2014,
  • [40] Linear programming based techniques for synthesis of network-on-chip architectures
    Srinivasan, K
    Chatha, KS
    Konjevod, G
    IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS & PROCESSORS, PROCEEDINGS, 2004, : 422 - 429