Region-based routing algorithm for network-on-chip Architectures

被引:0
|
作者
Schoenwald, Timo [1 ]
Bringmann, Oliver [1 ]
Rosenstiel, Wolfgang [1 ]
机构
[1] FZI, D-76131 Karlsruhe, Germany
来源
2007 NORCHIP | 2007年
关键词
network-on-chip; fault-tolerant; adaptive-routing; wormhole-routing; traffic-balancing; region-based;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, we present a novel approach for a region-based extension for a fully adaptive and fault-tolerant routing for Network-on-Chip NoCs called Force-Directed Wormhole Routing (FDWR) [1]. The proposed extension for the FDWR reduces the size of the routingtable of a switch and therefore the hardware costs. Despite the region-based extension the FDWR can be used for different NoC topologies like mesh, torus, and hypercube. the region-based xtension is integrated into the Transaction Level Model (TLM) of the switch. We show how the proposed extension for the FDWR reduces size of the routingtable. Simulation results depict that the traffic distributed uniformly across the entire network despite the region-based extension. Furthermore, it is shown that in case of faulty switches the area around that switches is not overloaded and that the traffic is uniformly distributed across the entire network.
引用
收藏
页码:77 / 80
页数:4
相关论文
共 50 条
  • [41] Nanoelectronic SET-based core for network-on-chip architectures
    Pes, B. S.
    Guimaraes, J. G.
    da Costa, J. C.
    MICROELECTRONICS JOURNAL, 2014, 45 (07) : 972 - 975
  • [42] Implementation of QoS Aware Q-Routing Algorithm for Network-on-Chip
    Paliwal, Krishan Kumar
    George, Jinesh Shaji
    Rameshan, Navaneeth
    Laxmi, Vijay
    Gaur, M. S.
    Janyani, Vijay
    Narasimhan, R.
    CONTEMPORARY COMPUTING, PROCEEDINGS, 2009, 40 : 370 - +
  • [43] An Enhanced Fault-Tolerant Routing Algorithm for Mesh Network-on-Chip
    Rezazadeh, Arshin
    Fathy, Mahmood
    Rahnavard, Gholamali
    2009 INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE AND SYSTEMS, PROCEEDINGS, 2009, : 505 - +
  • [44] Traffic Allocation: An Efficient Adaptive Network-on-Chip Routing Algorithm Design
    Wang, Nan
    Valencia, Pedro
    2016 2ND IEEE INTERNATIONAL CONFERENCE ON COMPUTER AND COMMUNICATIONS (ICCC), 2016, : 2015 - 2019
  • [45] Electromigration-aware dynamic routing algorithm for network-on-chip applications
    Hosseini A.
    Shabro V.
    International Journal of High Performance Systems Architecture, 2011, 3 (01) : 56 - 63
  • [46] DTBR: Adynamic thermal-balance routing algorithm for Network-on-Chip
    Liu, Feiyang
    Gu, Huaxi
    Yang, Yintang
    COMPUTERS & ELECTRICAL ENGINEERING, 2012, 38 (02) : 270 - 281
  • [47] Reliability and Performance Evaluation of Fault-aware Routing Methods for Network-on-Chip Architectures
    Valinataj, M.
    INTERNATIONAL JOURNAL OF ENGINEERING, 2014, 27 (04): : 509 - 516
  • [48] Graceful deadlock-free fault-tolerant routing algorithm for 3D Network-on-Chip architectures
    Ben Ahmed, Akram
    Ben Abdallah, Abderazek
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2014, 74 (04) : 2229 - 2240
  • [49] Communication Power Optimization for Network-on-Chip Architectures
    Shin, Dongkun
    Kim, Jihong
    JOURNAL OF LOW POWER ELECTRONICS, 2006, 2 (02) : 165 - 176
  • [50] CABSR: Congestion Agent Based Source Routing for Network-on-Chip
    Yuan, Mingmin
    Fu, Weiwei
    Chen, Tianzhou
    Hu, Wei
    Wu, Minghui
    2014 IEEE INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS, 2014 IEEE 6TH INTL SYMP ON CYBERSPACE SAFETY AND SECURITY, 2014 IEEE 11TH INTL CONF ON EMBEDDED SOFTWARE AND SYST (HPCC,CSS,ICESS), 2014, : 669 - 676