HDL Based Implementation of NxN Bit-Serial Multiplier

被引：0

作者：

Akhter, Shamim ^{[1
]}

Chaturvedi, Saurabh ^{[1
]}

机构：

[1] Jaypee Inst Informat Technol, Dept Elect & Commun Engn, Noida, India

来源：

2014 INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND INTEGRATED NETWORKS (SPIN) | 2014年

关键词：

Binary multiplication; Serial bit multiplier; Parallel multiplier; Partial product; HDL; FPGA;

D O I：

暂无

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

The paper proposes a systematic design methodology for bit-serial multiplication. The proposed approach is a modified method for performing traditional multiplication. This paper presents a general technique for NxN bit-serial multiplication used in signal processing. HDL implementation and simulation of 4x4 bit-serial multiplier is discussed. Synthesis is performed using Xilinx ISE with Virtex-4 ML402 FPGA board.

引用

页码：470 / 474

页数：5

共 50 条

[31] Bit-serial arithmetic: A novel approach to fuzzy hardware implementation
Dick, Scott
Gaudet, Vincent
Bai, Huiqing
2008 ANNUAL MEETING OF THE NORTH AMERICAN FUZZY INFORMATION PROCESSING SOCIETY, VOLS 1 AND 2, 2008, : 312 - 317
[32] BIT-SERIAL SYSTOLIC SORTING - GENERAL COMPLEXITIES AND AN IMPLEMENTATION IN VLSI
LI, HF
JAYAKUMAR, R
SUN, X
IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1987, 134 (03): : 125 - 132
[33] Six shades lighter: a bit-serial implementation of the AES family
Sergio Roldán Lombardía
Fatih Balli
Subhadeep Banik
Journal of Cryptographic Engineering, 2021, 11 : 417 - 439
[34] High speed word-parallel bit-serial normal basis finite field multiplier and its FPGA implementation
Namin, Ashkan Hosseinzadeh
Wu, Huapeng
Ahmadi, Majid
2005 39th Asilomar Conference on Signals, Systems and Computers, Vols 1 and 2, 2005, : 1338 - 1341
[35] BIT-SERIAL MULTIPLIERS AND SQUARERS
IENNE, P
VIREDAZ, MA
IEEE TRANSACTIONS ON COMPUTERS, 1994, 43 (12) : 1445 - 1450
[36] Bit-Serial SRAM Computing In-Memory Based on Primary and Complemental Code Implementation
Xu, Weidong
Lou, Mian
Li, Li
Zhang, Kai
Gong, Longqing
Beijing Ligong Daxue Xuebao/Transaction of Beijing Institute of Technology, 2024, 44 (10): : 1095 - 1104
[37] On Bit-Serial NoCs for FPGAs
Kapre, Nachiket
2017 IEEE 25TH ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM 2017), 2017, : 32 - 39
[38] VLSI Implementation of Bit Serial Architecture based Multiplier in Floating Point Arithmetic
Shinde, Jitesh R.
Salankar, Suresh S.
2015 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI), 2015, : 1672 - 1677
[39] BIT-SERIAL SYSTOLIC DIVIDER AND MULTIPLIER FOR FINITE-FIELDS GF(2(M))
HASAN, MA
BHARGAVA, VK
IEEE TRANSACTIONS ON COMPUTERS, 1992, 41 (08) : 972 - 980
[40] Bit-serial digital filter implementation using a custom C compiler
Cyca, Dan
Turner, Laurence E.
2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 534 - +

← 1 2 3 4 5 →