Design and Implementation of FFT Pruning Algorithm on FPGA

被引：0
|
作者：
Kumar, Ch. Vinodh [1 ]
Sastry, K. R. K. [1 ]
机构：
[1] GVP Coll Engn A, Dept ECE, Visakhapatnam, Andhra Prades, India
来源：
PROCEEDINGS OF THE 7TH INTERNATIONAL CONFERENCE ON CLOUD COMPUTING, DATA SCIENCE AND ENGINEERING (CONFLUENCE 2017) | 2017年
关键词：
FFT; Radix-2; Verilog; FPGA; OFDM;
D O I：
暂无
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
Digital Signal Processing (DSP) has evolved as an integrated component in electronics advancement. Among all the DSP operations, Fast Fourier Transform (FFT) plays a prominent role in signal processing. FFT computational time reduces when the number of zero valued inputs (Z) outnumbers the non-zero valued inputs (NZ) due to unnecessary computations for Z. The above issue can be resolved by minimizing computations on Z by the method Pruning (Partial, Complete) in FFT. The pruning method is implemented in the hardware and computational time improvement is observed. The FFT Pruning is developed in Verilog and validated on Spartan 3E FPGA (xc3s500e-fg320-5).
引用
收藏
页码：739 / 743
页数：5
相关论文
共 50 条
  • [21] PRUNING DECIMATION IN-TIME FFT ALGORITHM
    SKINNER, DP
    [J]. IEEE TRANSACTIONS ON ACOUSTICS SPEECH AND SIGNAL PROCESSING, 1976, 24 (02): : 193 - 194
  • [22] Combining CORDIC Algorithm and FPGA to Design Dual Core FFT Processor
    Jiang Murong
    Yang Jun
    Guo Yuedong
    Du Xiaogang
    Li Na
    [J]. 2009 INTERNATIONAL CONFERENCE ON INDUSTRIAL MECHATRONICS AND AUTOMATION, 2009, : 68 - 71
  • [23] Design and Implementation of Configurable FFT/IFFT Soft-Core Based on FPGA
    Zeng Guigen
    Ren Jiangzhe
    [J]. INDUSTRIAL INSTRUMENTATION AND CONTROL SYSTEMS, PTS 1-4, 2013, 241-244 : 2901 - 2909
  • [24] HC-FFT: highly configurable and efficient FFT implementation on FPGA
    Ergul, Pakize
    Ugurdag, H. Fatih
    Davutoglu, Dogancan
    [J]. TURKISH JOURNAL OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCES, 2021, 29 (07) : 3150 - 3164
  • [25] ASIC/FPGA Implementation of Cochlear Implant CIS Algorithm Based on FFT Filter Bank
    Zhao, Haichen
    Deng, Xiong
    Liang, Qi
    Zhao, Yixin
    [J]. 2013 IEEE INTERNATIONAL CONFERENCE OF IEEE REGION 10 (TENCON), 2013,
  • [26] FPGA Implementation of Full Parallel and Pipelined FFT
    Zou, Xiaobo
    Liu, Yunxue
    Zhang, Yuhui
    Liu, Pengfei
    Li, Fen
    Wu, Ying
    [J]. 2012 INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, NETWORKING AND MOBILE COMPUTING (WICOM), 2012,
  • [27] FPGA Implementation of Tunable FFT For SDR Receiver
    Shekhar, Himanshu
    Mahto, C. B.
    Vasudevan, N.
    [J]. INTERNATIONAL JOURNAL OF COMPUTER SCIENCE AND NETWORK SECURITY, 2009, 9 (05): : 186 - 190
  • [28] COMMENTS ON FFT ALGORITHM FOR BOTH INPUT AND OUTPUT PRUNING
    JAROSLAVSKI, LP
    [J]. IEEE TRANSACTIONS ON ACOUSTICS SPEECH AND SIGNAL PROCESSING, 1981, 29 (03): : 448 - 449
  • [29] The Design of NCO based on CORDIC Algorithm and Implementation in FPGA
    Lei Zhihua
    Wang Weilian
    [J]. 2011 INTERNATIONAL CONFERENCE ON ELECTRONICS, COMMUNICATIONS AND CONTROL (ICECC), 2011, : 2902 - 2905
  • [30] Design and implementation of Viterbi encoding and decoding algorithm on FPGA
    Irfan, M
    Shah, SM
    Khan, AK
    [J]. 17th ICM 2005: 2005 International Conference on Microelectronics, Proceedings, 2005, : 234 - 239
12345