Design and Implementation of FFT Pruning Algorithm on FPGA

被引：0
|
作者：
Kumar, Ch. Vinodh [1 ]
Sastry, K. R. K. [1 ]
机构：
[1] GVP Coll Engn A, Dept ECE, Visakhapatnam, Andhra Prades, India
来源：
PROCEEDINGS OF THE 7TH INTERNATIONAL CONFERENCE ON CLOUD COMPUTING, DATA SCIENCE AND ENGINEERING (CONFLUENCE 2017) | 2017年
关键词：
FFT; Radix-2; Verilog; FPGA; OFDM;
D O I：
暂无
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
Digital Signal Processing (DSP) has evolved as an integrated component in electronics advancement. Among all the DSP operations, Fast Fourier Transform (FFT) plays a prominent role in signal processing. FFT computational time reduces when the number of zero valued inputs (Z) outnumbers the non-zero valued inputs (NZ) due to unnecessary computations for Z. The above issue can be resolved by minimizing computations on Z by the method Pruning (Partial, Complete) in FFT. The pruning method is implemented in the hardware and computational time improvement is observed. The FFT Pruning is developed in Verilog and validated on Spartan 3E FPGA (xc3s500e-fg320-5).
引用
收藏
页码：739 / 743
页数：5
相关论文
共 50 条
  • [31] FFT PRUNING
    MARKEL, JD
    [J]. IEEE TRANSACTIONS ON AUDIO AND ELECTROACOUSTICS, 1971, AU19 (04): : 305 - &
  • [32] CORDIC-based FFT Real-time Processing Design and FPGA Implementation
    Tang, Aimei
    Yu, Li
    Han, Fangjian
    Zhang, Zhiqiang
    [J]. 2016 IEEE 12TH INTERNATIONAL COLLOQUIUM ON SIGNAL PROCESSING & ITS APPLICATIONS (CSPA), 2016, : 233 - 236
  • [33] Design and Realization of Pruning Recursive FFT Algorithm in read/write Channel of Servo Burst Signal
    Ding, Hong
    Wang, Qingdong
    [J]. 2009 INTERNATIONAL SYMPOSIUM ON INTELLIGENT INFORMATION SYSTEMS AND APPLICATIONS, PROCEEDINGS, 2009, : 211 - 213
  • [34] Implementation of Polyphase-FFT Based Channelizer on FPGA
    Semiz, Serkan
    Zorlu, Ercuement
    Ceven, Murat
    Oelcer, Ibrahim
    [J]. 2008 IEEE 16TH SIGNAL PROCESSING, COMMUNICATION AND APPLICATIONS CONFERENCE, VOLS 1 AND 2, 2008, : 184 - 188
  • [35] Implementation of a FFT/IFFT module on FPGA:: Comparison of methodologies
    Viejo, J.
    Millan, A.
    Bellido, M. J.
    Ostua, E.
    Ruiz-de-Clavijo, P.
    Munoz, A.
    [J]. 2008 4TH SOUTHERN CONFERENCE ON PROGRAMMABLE LOGIC, PROCEEDINGS, 2008, : 7 - 11
  • [36] Optimization design and FPGA Implementation of orthogonal matching pursuit algorithm
    Mo Yujun
    Bai Zhengyao
    Huang Zhen
    Dong Liang
    Zhou Yan
    [J]. PROCEEDINGS OF THE FIFTH INTERNATIONAL SYMPOSIUM ON TEST AUTOMATION & INSTRUMENTATION, VOLS 1 AND 2, 2014, : 659 - 664
  • [37] An FPGA Implementation of Gradient Based Edge Detection Algorithm Design
    Yasri, I.
    Hamid, N. H.
    Yap, V. V.
    [J]. PROCEEDINGS OF THE 2009 INTERNATIONAL CONFERENCE ON COMPUTER TECHNOLOGY AND DEVELOPMENT, VOL 2, 2009, : 165 - 169
  • [38] Design and implementation of parallel CRC algorithm for fibre channel on FPGA
    Wu Chuxiong
    Shi Haifeng
    [J]. JOURNAL OF ENGINEERING-JOE, 2019, 2019 (21): : 7827 - 7830
  • [39] Design and Implementation for JPEG-LS Algorithm Based on FPGA
    Shang, Yuanyuan
    Niu, Huizhuo
    Ma, Sen
    Hou, Xuefeng
    Chen, Chuan
    [J]. 2010 INTERNATIONAL CONFERENCE ON BIO-INSPIRED SYSTEMS AND SIGNAL PROCESSING (ICBSSP 2010), 2010, : 77 - 79
  • [40] Design and implementation of area optimized AES algorithm on reconfigurable FPGA
    Rady, Ahmed
    El Sehely, Ehab
    El Hennawy, A. M.
    [J]. 2007 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2007, : 247 - +
12345