An IDDQ sensor for concurrent timing error detection

被引:2
|
作者
Knight, CG [1 ]
Singh, AD [1 ]
Nelson, VP [1 ]
机构
[1] Auburn Univ, Dept Elect Engn, Auburn, AL 36830 USA
关键词
concurrent error detection; delay testing; IDDQ testing; self-checking;
D O I
10.1109/4.720401
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Error control is a major concern in many computer systems, particularly those deployed in critical applications. Experience shows that most malfunctions during system operation are caused by transient faults, which often manifest themselves as abnormal signal delays that may result in violations of circuit element timing constraints. We present a novel complementary metal-oxide-semiconductor-based concurrent error-detection circuit that allows a hip-hop (or other timing-sensitive circuit element) to sense and signal when its data has been potentially corrupted by a setup or hold timing violation. Our circuit employs on-chip quiescent supply current evaluation to determine when the input changes in relation to a clock edge. Current through the detection circuit should be negligible while the input is stable. If the input changes too close to the clock time, the resulting switching transient current in the detection circuit exceeds a reference threshold at the time of the clock transition, and an error is flagged. We have designed, fabricated, and evaluated a test chip that shows that such an approach can be used to detect setup and hold time violations effectively in clocked circuit elements.
引用
收藏
页码:1545 / 1550
页数:6
相关论文
共 50 条
  • [1] An IDDQ sensor for concurrent timing error detection
    Knight, CG
    Singh, AD
    Nelson, VP
    1997 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 1997, : 281 - 289
  • [2] An IDDQ sensor driven by abnormal IDDQ
    Miura, Y
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2000, E83D (10): : 1860 - 1867
  • [3] IDDQ sensor circuit
    Miura, Y
    ELECTRONICS LETTERS, 1997, 33 (06) : 482 - 483
  • [4] Concurrent error detection at architectural level
    Bolchini, C
    Fornaciari, W
    Salice, F
    Sciuto, D
    11TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS - PROCEEDINGS, 1998, : 72 - 75
  • [5] Diversity techniques for concurrent error detection
    Mitra, S
    McCluskey, EJ
    INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2001, : 249 - 250
  • [6] Concurrent error detection in block ciphers
    Fernández-Gómez, S
    Rodríguez-Andina, JJ
    Mandado, E
    INTERNATIONAL TEST CONFERENCE 2000, PROCEEDINGS, 2000, : 979 - 984
  • [7] Concurrent Error Detection for LSTM Accelerators
    Nosrati, Nooshin
    Ghasemi, Seyedeh Maryam
    Roodsari, Mahboobe Sadeghipour
    Navabi, Zainalabedin
    2022 IEEE EUROPEAN TEST SYMPOSIUM (ETS 2022), 2022,
  • [8] Fault analysis for networks with concurrent error detection
    Bolchini, C
    Salice, F
    Sciuto, D
    IEEE DESIGN & TEST OF COMPUTERS, 1998, 15 (04): : 66 - 74
  • [9] Which concurrent error detection scheme to choose?
    Mitra, S
    McCluskey, EJ
    INTERNATIONAL TEST CONFERENCE 2000, PROCEEDINGS, 2000, : 985 - 994
  • [10] Concurrent error detection in wavelet lifting transforms
    Redinbo, GR
    Nguyen, C
    IEEE TRANSACTIONS ON COMPUTERS, 2004, 53 (10) : 1291 - 1302