A design of four-quadrant analog multiplier

被引:0
|
作者
Dejhan, K [1 ]
Prommee, P [1 ]
Tiamvorratat, W [1 ]
Mitatha, S [1 ]
Chaisayun, I [1 ]
机构
[1] King Mongkuts Inst Technol, Fac Engn, Bangkok 10520, Thailand
关键词
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
This paper proposes a new four quadrants analog multiplier which consists of a multiplier cell, a mixed signal circuit and three signal subtraction circuits. Its advantages are : this design has single ended inputs, the geometry of all transistors are equal, and its output can be the product of two signal voltage, or the product of a signal current and a signal voltage. Simulation results are demonstrated by PSpice to confirm the operation of the circuit.
引用
收藏
页码:29 / 32
页数:4
相关论文
共 50 条
  • [41] A symmetric complementary structure for RF CMOS analog squarer and four-quadrant analog multiplier
    Li, SC
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2000, 23 (02) : 103 - 115
  • [42] Current Mode Four-Quadrant Multiplier Design Using CNTFET
    Jeon, Gyunam
    Choi, Minsu
    Kim, Kyung Ki
    Kim, Yong-Bin
    2016 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2016, : 283 - 284
  • [43] A Compact Bulk-Driven Four-Quadrant Analog Multiplier in Weak Inversion
    Pawarangkoon, Prajuab
    Sawigun, Chutham
    2018 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2018), 2018, : 26 - 29
  • [44] A novel current-mode four-quadrant CMOS analog multiplier/divider
    Alikhani, Amir
    Ahmadi, Arash
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2012, 66 (07) : 581 - 586
  • [45] A four-quadrant subthreshold mode multiplier for analog neural-network applications
    Coue, D
    Wilson, G
    IEEE TRANSACTIONS ON NEURAL NETWORKS, 1996, 7 (05): : 1212 - 1219
  • [46] A low voltage four-quadrant analog multiplier using Triode-MOSFETs
    Kiatwarin, N.
    Sawigun, C.
    Kiranon, W.
    2006 International Symposium on Communications and Information Technologies,Vols 1-3, 2006, : 290 - 293
  • [47] A one volt four-quadrant analog current mode multiplier call - Comment
    Gilbert, B
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (02) : 278 - 278
  • [48] Single-Ended Input Four-Quadrant Multiplier For Analog Neural Networks
    Aksin, Devrim Yilmaz
    Basyurt, Pinar Basak
    Uyanik, Hayri Ugur
    2009 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1 AND 2, 2009, : 307 - 310
  • [49] A DXCCII-Based Four-Quadrant Multiplier
    Kumngern, Montree
    PROCEEDINGS OF THE 2013 IEEE 7TH INTERNATIONAL POWER ENGINEERING AND OPTIMIZATION CONFERENCE (PEOCO2013), 2013, : 738 - 741
  • [50] A novel four-quadrant/one-quadrant multiplier circuit
    dos Santos, Rodrigo Bispo
    Souza, Gabriel A. F.
    Faria, Lester A.
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2021, 138