High Throughput FPGA Implementation of Reed-Solomon Encoder for Space Data Systems

被引：0

作者：

Garg, Dimple ^{[1
]}

Sharma, C. P. ^{[1
]}

Chaurasia, Pratap ^{[1
]}

Chowdhury, Arup Roy ^{[1
]}

机构：

[1] ISRO, Ctr Space Applicat, Ahmadabad 380053, Gujarat, India

来源：

2013 4TH NIRMA UNIVERSITY INTERNATIONAL CONFERENCE ON ENGINEERING (NUICONE 2013) | 2013年

关键词：

CCSDS; Encoder; Reed Solomon; RTL; VHDL;

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

Reed Solomon code is one of the most powerful channel code that provide high bit error tolerance with good coding gain and low overheads. Reed Solomon RS(255,239) Encoder along with shortened configuration have been developed using VHDL that is fully compatible to Consultative Committee for Space Data Systems(CCSDS) standard. The development being at register transfer level can be ported to any FPGA and ASIC. This development provides ready to use solution of high throughput Reed Solomon encoder for CCSDS recommended configuration. The encoder design is optimized to supports high data rate with minimal resource utilization. The Register Transfer Level (RTL) VHDL design of RS encoder is developed, simulated and implemented in Actel ProASIC 3E FPGA. The paper give brief overview of RS encoder related to design and performance followed by development results of simulation and hardware implementation

引用

页数：5

共 50 条

[21] Optimization Design of Reed-Solomon Decoder Based on FPGA
Tong, Liu
Chuan, Zhang
[J]. 2011 INTERNATIONAL CONFERENCE ON ELECTRONICS, COMMUNICATIONS AND CONTROL (ICECC), 2011, : 368 - 371
[22] Practical implementation of the extended Reed-Solomon codec
Bodyan, D. G.
Bodyan, G. C.
Shestakov, T. V.
[J]. KPBIMUKO 2007CRIMICO: 17TH INTERNATIONAL CRIMEAN CONFERENCE ON MICROWAVE & TELECOMMUNICATION TECHNOLOGY, VOLS 1 AND 2, CONFERENCE PROCEEDINGS, 2007, : 263 - 264
[23] THE VLSI IMPLEMENTATION OF A REED-SOLOMON ENCODER USING BERLEKAMP BIT-SERIAL MULTIPLIER ALGORITHM
HSU, IS
REED, IS
TRUONG, TK
WANG, K
YEH, CS
DEUTSCH, LJ
[J]. IEEE TRANSACTIONS ON COMPUTERS, 1984, 33 (10) : 906 - 911
[24] FPGA implementation of Reed-Solomon Codes Based on Visible Light Wireless Communication System
Qiu, Lipeng
Chen, Xiaopeng
Zhou, Lin
He, Yucheng
[J]. Proceedings of the 2016 International Symposium on Advances in Electrical, Electronics and Computer Engineering (ISAEECE), 2016, 69 : 234 - 237
[25] FPGA implementation of an interpolation processor for soft-decision decoding of Reed-Solomon codes
Chen, Qinqin
Wang, Zhongfeng
Ma, Jun
[J]. 2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 2100 - +
[26] FPGA implementation of an interpolation processor for soft-decision decoding of reed-solomon codes
School of EECS, Oregon Sate University, Corvallis, OR 97331-3211, United States
不详
[J]. Proc IEEE Int Symp Circuits Syst, 2007, (2100-2103):
[27] Choice and implementation of a Reed-Solomon code for low power low data rate communication systems
Biard, Lionel
Noguet, Dominique
[J]. 2007 IEEE RADIO AND WIRELESS SYMPOSIUM, 2007, : 103 - 106
[28] A high speed Reed-Solomon decoder
Lee, MH
Choi, SB
Chang, JS
[J]. IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1995, 41 (04) : 1142 - 1149
[29] The efficient implementation of Reed-Solomon high rate erasure resilient codes
Li, J
[J]. 2005 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS 1-5: SPEECH PROCESSING, 2005, : 1097 - 1100
[30] Joint Reconstruction of Reed-Solomon Encoder and Convolutional Interleaver in a Noisy Environment
Ramabadran, Swaminathan
MadhuKumar, A. S.
Wang, Guohua
Ting, Shang Kee
[J]. PROCEEDINGS OF 2018 INTERNATIONAL SYMPOSIUM ON INFORMATION THEORY AND ITS APPLICATIONS (ISITA2018), 2018, : 683 - 687

← 1 2 3 4 5 →