Proffering Secure Energy Aware Network-On-Chip (Noc) Using Incremental Cryptogine

被引:3
|
作者
Singh, Sangeeta [1 ,2 ]
Ravindra, J. V. R. [2 ]
Naik, B. Rajendra [3 ]
机构
[1] JNTUK, Dept ECE, Kakinada, Andhra Pradesh, India
[2] Vardhaman Coll Engn, Dept ECE, C ACRL, Hyderabad, India
[3] Osmania Univ, Univ Coll Engn, Dept ECE, Hyderabad, India
关键词
Network-on-Chip (NoC); Lightweight Encryption; Incremental Cryptogine; Data Encryption; Cognizest Bipartite Buffer; POWER;
D O I
10.1016/j.suscom.2022.100682
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Network-on-chip (NoC) is an integrated circuit network-based communications subsystem that usually operates between System on chip (SoC) systems. Security risks, including hidden data gathering from IP cores, contributing to unnecessary efficiency and energy degradation, are however revealed. So, to deal with this scenario, a Proffering Secure Energy-Aware Network-on-Chip (NoC) using Incremental Cryptogine is designed as the proposed work for the secure transmission of encrypted data and reducing the power and space consumption to enhance the performance. Unique NoC characteristics are implemented on the network interface for effectual lightweight encryption by Incremental Cryptogine to transmit encrypted data in a secured path. Aberrant Congestion Pattern Detection is used to identify the unusual traffic produced on the data transmission path. Spiking neural networks classifies the traffic and at the destination node, the encrypted data are decrypted into the original packet for secure data transmission. Cognizest Bipartite Buffer develops a unified buffer with the input ports on NoC and reduces an under-utilized buffer space by emphasizing an observation for the switch traversals to attain the competent performance for reducing both power and space consumption. Thus, better accuracy and performance in attack detection is achieved by using an incremental cryptogine to secure the data in Network-on-chip (NoC) thereby reducing both power and space consumption.
引用
收藏
页数:10
相关论文
共 50 条
  • [21] Architecture of Network-on-Chip (NoC) for Secure Data Routing Using 4-H Function of Improved TACIT Security Algorithm
    Kumar, N. Ashok
    Shyni, G.
    Peter, Geno
    Stonier, Albert Alexander
    Ganji, Vivekananda
    [J]. WIRELESS COMMUNICATIONS & MOBILE COMPUTING, 2022, 2022
  • [22] Malleable NoC: Dark Silicon Inspired Adaptable Network-on-Chip
    Bokhari, Haseeb
    Javaid, Haris
    Shafique, Muhammad
    Henkel, Joerg
    Parameswaran, Sri
    [J]. 2015 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2015, : 1245 - 1248
  • [23] A high level power model for Network-on-Chip (NoC) router
    Lee, Seung Eun
    Bagherzadeh, Nader
    [J]. COMPUTERS & ELECTRICAL ENGINEERING, 2009, 35 (06) : 837 - 845
  • [24] Faulty Node Detection and Correction of Route in Network-On-Chip (NoC)
    Satish, E. G.
    Ramachandra, A. C.
    [J]. INNOVATIVE DATA COMMUNICATION TECHNOLOGIES AND APPLICATION, ICIDCA 2021, 2022, 96 : 783 - 789
  • [25] A New Multicast Aware Optical Network-on-Chip
    Zhu, Lijing
    Chen, Zheng
    Gu, Huaxi
    [J]. 2016 15TH INTERNATIONAL CONFERENCE ON OPTICAL COMMUNICATIONS AND NETWORKS (ICOCN), 2016,
  • [26] Wormhole routing with virtual channels using adaptive rate control for network-on-chip (NoC)
    Nousias, Ioannis
    Arslan, Tughrul
    [J]. AHS 2006: FIRST NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS, PROCEEDINGS, 2006, : 420 - +
  • [27] Energy Aware Scheduling and Dynamic Job Mapping Algorithm for Network-on-Chip Architectures
    Kalaivani, J.
    Vinayagasundaram, B.
    [J]. 2016 5TH INTERNATIONAL CONFERENCE ON RECENT TRENDS IN INFORMATION TECHNOLOGY (ICRTIT), 2016,
  • [28] Contention and Energy aware Mapping for Real-time Applications on Network-on-Chip
    Ge, Bingjing
    Jing, Naifeng
    He, Weifeng
    Mao, Zhigang
    [J]. 2012 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2012, : 72 - 76
  • [29] Energy- and Traffic-Balance-Aware Mapping Algorithm for Network-on-Chip
    Deng, Zhi
    Gu, Huaxi
    Yang, Yingtang
    You, Him
    [J]. IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2013, E96D (03) : 719 - 722
  • [30] Transient Error Management for Partially Adaptive Router in Network-on-Chip (NoC)
    Yu, Qiaoyan
    Ampadu, Paul
    [J]. 2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012, : 1672 - 1675