共 50 条
- [1] An Energy-Aware Mapping Algorithm for Mesh-based Network-on-Chip Architectures PROCEEDINGS OF 2017 IEEE INTERNATIONAL CONFERENCE ON PROGRESS IN INFORMATICS AND COMPUTING (PIC 2017), 2017, : 357 - 361
- [4] Contention-aware Application Mapping for Network-on-Chip Communication Architectures 2008 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2008, : 164 - 169
- [5] BARR: Congestion aware scheduling algorithm for Network-on-Chip router IEICE ELECTRONICS EXPRESS, 2017, 14 (03):
- [6] Integrated mapping and scheduling for circuit-switched network-on-chip architectures DELTA 2008: FOURTH IEEE INTERNATIONAL SYMPOSIUM ON ELECTRONIC DESIGN, TEST AND APPLICATIONS, PROCEEDINGS, 2008, : 415 - 420
- [7] A technique for low energy mapping and routing in network-on-chip architectures ISLPED '05: PROCEEDINGS OF THE 2005 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2005, : 387 - 392
- [8] Cost Aware Task Scheduling And Core Mapping on Network-on-Chip topology using Firefly Algorithm 2013 INTERNATIONAL CONFERENCE ON RECENT TRENDS IN INFORMATION TECHNOLOGY (ICRTIT), 2013, : 657 - 662
- [9] Dynamic Application Mapping Algorithm for Wireless Network-on-Chip 23RD EUROMICRO INTERNATIONAL CONFERENCE ON PARALLEL, DISTRIBUTED, AND NETWORK-BASED PROCESSING (PDP 2015), 2015, : 421 - 424