Energy Aware Scheduling and Dynamic Job Mapping Algorithm for Network-on-Chip Architectures

被引：0

作者：

Kalaivani, J. ^{[1
]}

Vinayagasundaram, B. ^{[1
]}

机构：

[1] Anna Univ, Madras Inst Technol, IT Dept, Madras, Tamil Nadu, India

来源：

2016 5TH INTERNATIONAL CONFERENCE ON RECENT TRENDS IN INFORMATION TECHNOLOGY (ICRTIT) | 2016年

关键词：

Task scheduling; dynamic job mapping;

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

The routing results of Network-on-Chip (NoC) increase energy consumption and delay. In order to overcome this issue, Energy aware task scheduling followed by dynamic job mapping concept is developed for NoC. Energy aware task scheduling algorithm allocates tasks on different elements under process and schedules the execution. Dynamic task mapping is applied to improve the performance of NoC and also to reduce both power consumption and delay in a non-preemptive network. The result of this proposed technique is more energy efficient and reduces latency.

引用

页数：4

共 50 条

[21] Contention and Energy aware Mapping for Real-time Applications on Network-on-Chip
Ge, Bingjing
Jing, Naifeng
He, Weifeng
Mao, Zhigang
2012 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2012, : 72 - 76
[22] Improving Energy Efficiency in Wireless Network-on-Chip Architectures
Catania, Vincenzo
Mineo, Andrea
Monteleone, Salvatore
Palesi, Maurizio
Patti, Davide
ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2018, 14 (01)
[23] A unified approach to constrained mapping and routing on network-on-chip architectures
Hansson, A
Goossens, K
Radulescu, A
2005 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, 2005, : 75 - 80
[24] A methodology for layout aware design and optimization of custom network-on-chip architectures
Srinivasan, Krishnan
Chatha, Karam S.
ISQED 2006: PROCEEDINGS OF THE 7TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2006, : 352 - +
[25] A hot-module-aware mapping approach in network-on-chip
Vardi, Fatemeh
Mahjoub, Alireza
JOURNAL OF SUPERCOMPUTING, 2024, 80 (01): : 670 - 702
[26] Region-based routing algorithm for network-on-chip Architectures
Schoenwald, Timo
Bringmann, Oliver
Rosenstiel, Wolfgang
2007 NORCHIP, 2007, : 77 - 80
[27] Dynamic Programming-Based Lifetime Aware Adaptive Routing Algorithm for Network-on-Chip
Wang, Liang
Wang, Xiaohang
Mak, Terrence
2014 22ND INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2014,
[28] A hot-module-aware mapping approach in network-on-chip
Fatemeh Vardi
Alireza Mahjoub
The Journal of Supercomputing, 2024, 80 : 670 - 702
[29] Traffic Aware Scheduling Algorithm for Network on Chip
Raina, Ashwini
Muthukumar, V.
PROCEEDINGS OF THE 2009 SIXTH INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY: NEW GENERATIONS, VOLS 1-3, 2009, : 877 - 882
[30] An Architectural Co-Synthesis Algorithm for Energy-Aware Network-on-Chip Design
Hung, Wei-Hsuan
Chen, Yi-Jung
Yang, Chia-Lin
Chang, Yen-Sheng
Su, Alan P.
APPLIED COMPUTING 2007, VOL 1 AND 2, 2007, : 680 - +

← 1 2 3 4 5 →