Fast Statistical Timing Analysis for Circuits with Post-Silicon Tunable Clock Buffers

被引：0

作者：

Li, Bing ^{[1
]}

Chen, Ning ^{[1
]}

Schlichtmann, Ulf ^{[1
]}

机构：

[1] Tech Univ Munich, Inst Elect Design Automat, D-8000 Munich, Germany

来源：

2011 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD) | 2011年

关键词：

NON-GAUSSIAN PARAMETERS; CRITICALITY COMPUTATION;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Post-Silicon Tunable (PST) clock buffers are widely used in high performance designs to counter process variations. By allowing delay compensation between consecutive register stages, PST buffers can effectively improve the yield of digital circuits. To date, the evaluation of manufacturing yield in the presence of PST buffers is only possible using Monte Carlo simulation. In this paper, we propose an alternative method based on graph transformations, which is much faster, more than 1000 times, and computes a parametric minimum clock period. It also identifies the gates which are most critical to the circuit performance, therefore enabling a fast analysis-optimization flow.

引用

页码：111 / 117

页数：7

共 50 条

[1] Efficient Statistical Timing Analysis for Circuits with Post-Silicon Tunable Buffers
Zhou, Xingbao
Yang, Fan
Zhou, Hai
Gong, Min
Zhu, Hengliang
Zhang, Ye
Zeng, Xuan
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2014, E97A (11) : 2227 - 2235
[2] Fast Allocation of Post-Silicon Tunable Buffers to Mitigate Timing Variation
Seo, Hyungjung
Heo, Jeongwoo
Kim, Taewhan
2014 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2014, : 302 - 303
[3] Statistical Timing Analysis and Criticality Computation for Circuits With Post-Silicon Clock Tuning Elements
Li, Bing
Schlichtmann, Ulf
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2015, 34 (11) : 1784 - 1797
[4] Post-silicon clock-timing tuning based on statistical estimation
Hashizume, Yuko
Takashima, Yasuhiro
Nakamura, Yuichi
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2008, E91A (09) : 2322 - 2327
[5] EffiTest: Efficient Delay Test and Statistical Prediction for Configuring Post-silicon Tunable Buffers
Zhang, Grace Li
Li, Bing
Schlichtmann, Ulf
2016 ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2016,
[6] Post-Silicon Tunable Clock Buffer Allocation Based on Fast Chip Yield Computation
Seo, Hyungjung
Kim, Taewhan
PROCEEDINGS OF THE FIFTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2014), 2015, : 490 - 495
[7] Statistical timing analysis driven post-silicon-tunable clock-tree synthesis
Tsai, JL
Zhang, LZ
Chen, CCP
ICCAD-2005: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, 2005, : 575 - 581
[8] A post-silicon clock timing adjustment using genetic algorithms
Takahashi, E
Kasai, Y
Murakawa, M
Higuchi, T
2003 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2003, : 13 - 16
[9] Variation Aware Design of Post-Silicon Tunable Clock Buffer
Suresh, Vikram B.
Burleson, Wayne P.
2014 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2014, : 1 - 6
[10] Fast Statistical Timing Analysis of Latch-Controlled Circuits for Arbitrary Clock Periods
Li, Bing
Chen, Ning
Schlichtmann, Ulf
2010 IEEE AND ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2010, : 524 - 531

← 1 2 3 4 5 →