Nanoscale epitaxial cobalt salicide bitlines for charge trapping memory cells

被引:1
|
作者
Kleint, C. A. [1 ]
Mueller, T. [1 ]
Teichert, S. [1 ]
Fitz, C. [1 ]
Nagel, N. [1 ]
Kuesters, K. H. [1 ]
机构
[1] Qimonda Dresden GmbH & Co, OHG, D-01099 Dresden, Germany
关键词
D O I
10.1063/1.2906366
中图分类号
O59 [应用物理学];
学科分类号
摘要
An epitaxial CoSi2 process is presented, which allows the self-aligned formation of bitlines with only a few tens of nanometer width for Twin Flash memory cells in the 63 nm generation. The bitlines show a good thermal stability and low resistance for widths down to 35 nm, where polycrystalline CoSi2 is known to exhibit a strong narrow linewidth effect. Transmission electron microscopy studies revealed a cube-on-cube epitaxy with only a few twins depending on the annealing conditions. The low bitline resistance results in a linear drain voltage dependence of the programing characteristics and a suppression of secondary electron injection during programing. (C) 2008 American Institute of Physics.
引用
收藏
页数:3
相关论文
共 50 条
  • [31] Extraction of Effective Charge Diffusivity in the Charge Trapping Layer of SONOS Flash Memory
    Jae-Young Sung
    Jun-kyo Jeong
    Ki-Ryung Nam
    Ga-Won Lee
    Transactions on Electrical and Electronic Materials, 2021, 22 : 432 - 438
  • [32] Extraction of Effective Charge Diffusivity in the Charge Trapping Layer of SONOS Flash Memory
    Sung, Jae-Young
    Jeong, Jun-kyo
    Nam, Ki-Ryung
    Lee, Ga-Won
    TRANSACTIONS ON ELECTRICAL AND ELECTRONIC MATERIALS, 2021, 22 (04) : 432 - 438
  • [33] Quantum Insights in Gate Oxide Charge-Trapping Dynamics in Nanoscale MOSFETs
    Amoroso, S. M.
    Gerrer, L.
    Asenov, A.
    Sellier, J. M.
    Dimov, I
    Nedjalkov, M.
    Selberherr, S.
    2013 18TH INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES (SISPAD 2013), 2013, : 25 - 28
  • [34] Dissociative electron attachment in nanoscale ice films: Thickness and charge trapping effects
    Simpson, WC
    Orlando, TM
    Parenteau, L
    Nagesha, K
    Sanche, L
    JOURNAL OF CHEMICAL PHYSICS, 1998, 108 (12): : 5027 - 5034
  • [35] Charge-Trapping-Type Flash Memory Device With Stacked High-k Charge-Trapping Layer
    Tsai, Ping-Hung
    Chang-Liao, Kuei-Shu
    Liu, Te-Chiang
    Wang, Tien-Ko
    Tzeng, Pei-Jer
    Lin, Cha-Hsin
    Lee, L. S.
    Tsai, Ming-Jinn
    IEEE ELECTRON DEVICE LETTERS, 2009, 30 (07) : 775 - 777
  • [36] Nanoscale Imaging of Charge Carrier and Exciton Trapping at Structural Defects in Organic Semiconductors
    Grosse, Christoph
    Gunnarsson, Olle
    Merino, Pablo
    Kuhnke, Klaus
    Kern, Klaus
    NANO LETTERS, 2016, 16 (03) : 2084 - 2089
  • [37] Random telegraph signal in nanoscale back-side charge trapping memories
    Silva, H
    Tiwari, S
    APPLIED PHYSICS LETTERS, 2006, 88 (10)
  • [38] Investigation of STI edge effect on programming disturb in localized charge trapping SONOS flash memory cells
    Xu, Yue
    Yan, Feng
    Li, ZhiGuo
    Yang, Fan
    Chang, Jianguang
    Wang, YongGang
    MICROELECTRONICS RELIABILITY, 2012, 52 (07) : 1337 - 1341
  • [39] Simulation Study of the Trapping Properties of HfO2-Based Charge-Trap Memory Cells
    Driussi, Francesco
    Spiga, Sabina
    Lamperti, Alessio
    Congedo, Gabriele
    Gambi, Alberto
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (06) : 2056 - 2063
  • [40] Utilizing embedded ultra-small Pt nanoparticles as charge trapping layer in flashristor memory cells
    Orak, Ikram
    Eren, Hamit
    Biyikli, Necmi
    Dana, Aykutlu
    APPLIED SURFACE SCIENCE, 2019, 467 : 715 - 722