Tunable piezoresistance and noise in gate-all-around nanowire field-effect-transistor

被引:15
|
作者
Singh, Pushpapraj [1 ,2 ]
Park, Woo-Tae [2 ]
Miao, Jianmin [1 ,2 ]
Shao, Lichun [2 ]
Kotlanka, Rama Krishna [2 ]
Kwong, Dim-Lee [2 ]
机构
[1] Nanyang Technol Univ, Sch Mech & Aerosp Engn, Singapore 639798, Singapore
[2] ASTAR, Inst Microelect, Singapore 117685, Singapore
关键词
field effect transistors; nanowires; piezoresistance; semiconductor device noise; GIANT PIEZORESISTANCE; SILICON NANOWIRES; LAYERS; CMOS;
D O I
10.1063/1.3683516
中图分类号
O59 [应用物理学];
学科分类号
摘要
The piezoresistance and noise of n-type gate-all-around nanowire field-effect-transistor (NWFET) is investigated as a function of gate bias. With narrow gate bias span of 0.6 V near threshold region, the piezoresistive coefficient of NWFET enhances up to seven times from 29 x 10(-11) Pa-1 to 207 x 10(-11) Pa-1 under compressive and tensile strain conditions. Results reveal that the low frequency noise is reduced when operated in subthreshold region. The higher piezoresistive coefficient and reduced noise improve the sensor resolution (minimum detectable strain) by sixteen times. NWFET operates at low bias with higher piezoresistance and signal-to-noise ratio and offers promising applications in strain sensors. (C) 2012 American Institute of Physics. [doi:10.1063/1.3683516]
引用
收藏
页数:4
相关论文
共 50 条
  • [41] Gate-All-Around Nanowire Junctionless Transistor-Based Hydrogen Gas Sensor
    Mokkapati, Siddharth
    Jaiswal, Nivedita
    Gupta, Manish
    Kranti, Abhinav
    [J]. IEEE SENSORS JOURNAL, 2019, 19 (13) : 4758 - 4764
  • [42] Electronic transport mechanisms in scaled gate-all-around silicon nanowire transistor arrays
    Clement, N.
    Han, X. L.
    Larrieu, G.
    [J]. APPLIED PHYSICS LETTERS, 2013, 103 (26)
  • [43] RADIAL BULK-MODE VIBRATIONS IN A GATE-ALL-AROUND SILICON NANOWIRE TRANSISTOR
    Ziaei-Moayyed, M.
    Resnick, P.
    Draper, B.
    Okandan, M.
    [J]. 2012 IEEE 25TH INTERNATIONAL CONFERENCE ON MICRO ELECTRO MECHANICAL SYSTEMS (MEMS), 2012,
  • [44] NEGF simulations of a junctionless Si gate-all-around nanowire transistor with discrete dopants
    Martinez, A.
    Aldegunde, M.
    Brown, A. R.
    Roy, S.
    Asenov, A.
    [J]. SOLID-STATE ELECTRONICS, 2012, 71 : 101 - 105
  • [45] Impact of Gate Electrodes on 1/f Noise of Gate-All-Around Silicon Nanowire Transistors
    Wei, Chengqing
    Jiang, Yu
    Xiong, Yong-Zhong
    Zhou, Xing
    Singh, Navab
    Rustagi, Subhash C.
    Lo, Guo Qiang
    Kwong, Dim-Lee
    [J]. IEEE ELECTRON DEVICE LETTERS, 2009, 30 (10) : 1081 - 1083
  • [46] PRECISION FIELD-EFFECT-TRANSISTOR GATE
    BELOV, YI
    SUKORO, YA
    [J]. INSTRUMENTS AND EXPERIMENTAL TECHNIQUES, 1979, 22 (01) : 117 - 118
  • [47] Characterization of Four-Level Random Telegraph Noise in a Gate-All-Around Poly-Si Nanowire Transistor
    Chang, You-Tai
    Li, Pei-Wen
    Lin, Horng-Chih
    [J]. 2019 SILICON NANOELECTRONICS WORKSHOP (SNW), 2019, : 123 - 124
  • [48] Atomistic modeling of gate-all-around Si-nanowire field-effect transistors
    Pecchia, Alessandro
    Salamandra, Luigi
    Latessa, Luca
    Aradi, Balint
    Frauenheim, Thomas
    Di Carlo, Aldo
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (12) : 3159 - 3167
  • [49] High performance horizontal gate-all-around silicon nanowire field-effect transistors
    Shirak, O.
    Shtempluck, O.
    Kotchtakov, V.
    Bahir, G.
    Yaish, Y. E.
    [J]. NANOTECHNOLOGY, 2012, 23 (39)
  • [50] Modeling the single-gate, double-gate, and gate-all-around tunnel field-effect transistor
    Verhulst, Anne S.
    Soree, Bart
    Leonelli, Daniele
    Vandenberghe, William G.
    Groeseneken, Guido
    [J]. JOURNAL OF APPLIED PHYSICS, 2010, 107 (02)